Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run

Yi Cheng Kung, Kuen-Jong Lee, Sudhakar M. Reddy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A novel test pattern generation flow for both DC and AC faults is presented. All faults to be processed are transformed into stuck-at faults with some constraints in a proposed two-timeframe circuit model such that all considered faults can be represented utilizing the user-defined fault model which is supported by most commercial ATPG tools. This makes it possible to generate all required patterns for both DC and AC faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set thus can be obtained which requires smaller test data volume and shorter test application time. The fault models considered in this paper include stuck-at faults, bridging faults and transition faults. Experiments on ISCAS'89, IWLS'05 and ITC'99 benchmark circuits show that, compared to the most efficient conventional methods, on average our method can reduce test pattern counts by 14.55%, 11.26% and 13.69% and reduce test application time by 25.93%, 24.47% and 31.67%, respectively, without degrading fault coverage.

Original languageEnglish
Title of host publicationInternational Test Conference 2018, ITC 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538683828
DOIs
Publication statusPublished - 2019 Jan 23
Event49th IEEE International Test Conference, ITC 2018 - Phoenix, United States
Duration: 2018 Oct 292018 Nov 1

Publication series

NameProceedings - International Test Conference
Volume2018-October
ISSN (Print)1089-3539

Conference

Conference49th IEEE International Test Conference, ITC 2018
CountryUnited States
CityPhoenix
Period18-10-2918-11-01

Fingerprint

Fault
Networks (circuits)
Experiments
Count
Coverage
Model
Benchmark
Experiment

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Kung, Y. C., Lee, K-J., & Reddy, S. M. (2019). Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run. In International Test Conference 2018, ITC 2018 - Proceedings [8624678] (Proceedings - International Test Conference; Vol. 2018-October). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TEST.2018.8624678
Kung, Yi Cheng ; Lee, Kuen-Jong ; Reddy, Sudhakar M. / Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run. International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - International Test Conference).
@inproceedings{9023e31a9fe44c47ab4c4ad6cf194546,
title = "Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run",
abstract = "A novel test pattern generation flow for both DC and AC faults is presented. All faults to be processed are transformed into stuck-at faults with some constraints in a proposed two-timeframe circuit model such that all considered faults can be represented utilizing the user-defined fault model which is supported by most commercial ATPG tools. This makes it possible to generate all required patterns for both DC and AC faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set thus can be obtained which requires smaller test data volume and shorter test application time. The fault models considered in this paper include stuck-at faults, bridging faults and transition faults. Experiments on ISCAS'89, IWLS'05 and ITC'99 benchmark circuits show that, compared to the most efficient conventional methods, on average our method can reduce test pattern counts by 14.55{\%}, 11.26{\%} and 13.69{\%} and reduce test application time by 25.93{\%}, 24.47{\%} and 31.67{\%}, respectively, without degrading fault coverage.",
author = "Kung, {Yi Cheng} and Kuen-Jong Lee and Reddy, {Sudhakar M.}",
year = "2019",
month = "1",
day = "23",
doi = "10.1109/TEST.2018.8624678",
language = "English",
series = "Proceedings - International Test Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "International Test Conference 2018, ITC 2018 - Proceedings",
address = "United States",

}

Kung, YC, Lee, K-J & Reddy, SM 2019, Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run. in International Test Conference 2018, ITC 2018 - Proceedings., 8624678, Proceedings - International Test Conference, vol. 2018-October, Institute of Electrical and Electronics Engineers Inc., 49th IEEE International Test Conference, ITC 2018, Phoenix, United States, 18-10-29. https://doi.org/10.1109/TEST.2018.8624678

Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run. / Kung, Yi Cheng; Lee, Kuen-Jong; Reddy, Sudhakar M.

International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8624678 (Proceedings - International Test Conference; Vol. 2018-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run

AU - Kung, Yi Cheng

AU - Lee, Kuen-Jong

AU - Reddy, Sudhakar M.

PY - 2019/1/23

Y1 - 2019/1/23

N2 - A novel test pattern generation flow for both DC and AC faults is presented. All faults to be processed are transformed into stuck-at faults with some constraints in a proposed two-timeframe circuit model such that all considered faults can be represented utilizing the user-defined fault model which is supported by most commercial ATPG tools. This makes it possible to generate all required patterns for both DC and AC faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set thus can be obtained which requires smaller test data volume and shorter test application time. The fault models considered in this paper include stuck-at faults, bridging faults and transition faults. Experiments on ISCAS'89, IWLS'05 and ITC'99 benchmark circuits show that, compared to the most efficient conventional methods, on average our method can reduce test pattern counts by 14.55%, 11.26% and 13.69% and reduce test application time by 25.93%, 24.47% and 31.67%, respectively, without degrading fault coverage.

AB - A novel test pattern generation flow for both DC and AC faults is presented. All faults to be processed are transformed into stuck-at faults with some constraints in a proposed two-timeframe circuit model such that all considered faults can be represented utilizing the user-defined fault model which is supported by most commercial ATPG tools. This makes it possible to generate all required patterns for both DC and AC faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set thus can be obtained which requires smaller test data volume and shorter test application time. The fault models considered in this paper include stuck-at faults, bridging faults and transition faults. Experiments on ISCAS'89, IWLS'05 and ITC'99 benchmark circuits show that, compared to the most efficient conventional methods, on average our method can reduce test pattern counts by 14.55%, 11.26% and 13.69% and reduce test application time by 25.93%, 24.47% and 31.67%, respectively, without degrading fault coverage.

UR - http://www.scopus.com/inward/record.url?scp=85062394477&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062394477&partnerID=8YFLogxK

U2 - 10.1109/TEST.2018.8624678

DO - 10.1109/TEST.2018.8624678

M3 - Conference contribution

AN - SCOPUS:85062394477

T3 - Proceedings - International Test Conference

BT - International Test Conference 2018, ITC 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kung YC, Lee K-J, Reddy SM. Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run. In International Test Conference 2018, ITC 2018 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8624678. (Proceedings - International Test Conference). https://doi.org/10.1109/TEST.2018.8624678