Generating compact test patterns for stuck-at faults and transition faults in one ATPG run

Yi Cheng Kung, Kuen Jong Lee, Sudhakar M. Reddy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents a novel test pattern generation flow to detect stuck-at and transition faults simultaneously. Both fault models are transformed into a unified fault model for a proposed 2-time-frame circuit model. This makes it possible to generate patterns for both types of faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set can thus be obtained which requires less test data volume and shorter test application time without degrading the fault coverage for either type of faults. Experimental results show that, compared to the conventional methods, the proposed method can reduce the total test pattern counts by up to 12.27% and 15.54% and test application times up to 12.06% and 15.58% for ISCAS'89 and ITC'99 circuits, respectively.

Original languageEnglish
Title of host publicationProceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-6
Number of pages6
ISBN (Print)9781538651803
DOIs
Publication statusPublished - 2018 Sep 11
Event2nd IEEE International Test Conference in Asia, ITC-Asia 2018 - Harbin, China
Duration: 2018 Aug 152018 Aug 17

Publication series

NameProceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018

Other

Other2nd IEEE International Test Conference in Asia, ITC-Asia 2018
CountryChina
CityHarbin
Period18-08-1518-08-17

Fingerprint

Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Cite this

Kung, Y. C., Lee, K. J., & Reddy, S. M. (2018). Generating compact test patterns for stuck-at faults and transition faults in one ATPG run. In Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018 (pp. 1-6). [8462939] (Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ITC-Asia.2018.00011
Kung, Yi Cheng ; Lee, Kuen Jong ; Reddy, Sudhakar M. / Generating compact test patterns for stuck-at faults and transition faults in one ATPG run. Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 1-6 (Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018).
@inproceedings{0268541258eb4ecaaf5be1245d26f709,
title = "Generating compact test patterns for stuck-at faults and transition faults in one ATPG run",
abstract = "This paper presents a novel test pattern generation flow to detect stuck-at and transition faults simultaneously. Both fault models are transformed into a unified fault model for a proposed 2-time-frame circuit model. This makes it possible to generate patterns for both types of faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set can thus be obtained which requires less test data volume and shorter test application time without degrading the fault coverage for either type of faults. Experimental results show that, compared to the conventional methods, the proposed method can reduce the total test pattern counts by up to 12.27{\%} and 15.54{\%} and test application times up to 12.06{\%} and 15.58{\%} for ISCAS'89 and ITC'99 circuits, respectively.",
author = "Kung, {Yi Cheng} and Lee, {Kuen Jong} and Reddy, {Sudhakar M.}",
year = "2018",
month = "9",
day = "11",
doi = "10.1109/ITC-Asia.2018.00011",
language = "English",
isbn = "9781538651803",
series = "Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1--6",
booktitle = "Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018",
address = "United States",

}

Kung, YC, Lee, KJ & Reddy, SM 2018, Generating compact test patterns for stuck-at faults and transition faults in one ATPG run. in Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018., 8462939, Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018, Institute of Electrical and Electronics Engineers Inc., pp. 1-6, 2nd IEEE International Test Conference in Asia, ITC-Asia 2018, Harbin, China, 18-08-15. https://doi.org/10.1109/ITC-Asia.2018.00011

Generating compact test patterns for stuck-at faults and transition faults in one ATPG run. / Kung, Yi Cheng; Lee, Kuen Jong; Reddy, Sudhakar M.

Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 1-6 8462939 (Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Generating compact test patterns for stuck-at faults and transition faults in one ATPG run

AU - Kung, Yi Cheng

AU - Lee, Kuen Jong

AU - Reddy, Sudhakar M.

PY - 2018/9/11

Y1 - 2018/9/11

N2 - This paper presents a novel test pattern generation flow to detect stuck-at and transition faults simultaneously. Both fault models are transformed into a unified fault model for a proposed 2-time-frame circuit model. This makes it possible to generate patterns for both types of faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set can thus be obtained which requires less test data volume and shorter test application time without degrading the fault coverage for either type of faults. Experimental results show that, compared to the conventional methods, the proposed method can reduce the total test pattern counts by up to 12.27% and 15.54% and test application times up to 12.06% and 15.58% for ISCAS'89 and ITC'99 circuits, respectively.

AB - This paper presents a novel test pattern generation flow to detect stuck-at and transition faults simultaneously. Both fault models are transformed into a unified fault model for a proposed 2-time-frame circuit model. This makes it possible to generate patterns for both types of faults in one ATPG run with no need to modify the ATPG tool. A highly compact pattern set can thus be obtained which requires less test data volume and shorter test application time without degrading the fault coverage for either type of faults. Experimental results show that, compared to the conventional methods, the proposed method can reduce the total test pattern counts by up to 12.27% and 15.54% and test application times up to 12.06% and 15.58% for ISCAS'89 and ITC'99 circuits, respectively.

UR - http://www.scopus.com/inward/record.url?scp=85054501095&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054501095&partnerID=8YFLogxK

U2 - 10.1109/ITC-Asia.2018.00011

DO - 10.1109/ITC-Asia.2018.00011

M3 - Conference contribution

AN - SCOPUS:85054501095

SN - 9781538651803

T3 - Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018

SP - 1

EP - 6

BT - Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kung YC, Lee KJ, Reddy SM. Generating compact test patterns for stuck-at faults and transition faults in one ATPG run. In Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 1-6. 8462939. (Proceedings - 2nd IEEE International Test Conference in Asia, ITC-Asia 2018). https://doi.org/10.1109/ITC-Asia.2018.00011