High-density logic techniques with reduced-stack double-gate MOSFETs

Meng-Hsueh Chiang, Keunwoo Kim, Ching Te Chuang, Christophe Tretz

Research output: Contribution to journalConference articlepeer-review

Original languageEnglish
Article number1563544
Pages (from-to)85-86
Number of pages2
JournalProceedings - IEEE International SOI Conference
Publication statusPublished - 2005 Dec 1
Event2005 IEEE International SOI Conference - Honolulu, HI, United States
Duration: 2005 Oct 32005 Oct 6

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this