High-speed rail-to-rail output buffer amplifier with dynamic-bias circuit

Chien-Hung Tsai, J. H. Wang, C. T. Chang, C. Y. Wang

Research output: Contribution to journalArticlepeer-review

3 Citations (Scopus)


The design of a high-speed output buffer amplifier for driving the large column line loads of large-size TFT-LCDs is presented. The major circuit of the output buffer is a rail-to-rail current mirror amplifier which can control the class-AB output stage and auxiliary output stage at the same time. The proposed dynamic bias method not only increases the driving capability of the class-AB output stage but also maintains a small quiescent current path.

Original languageEnglish
Pages (from-to)1199-1200
Number of pages2
JournalElectronics Letters
Issue number24
Publication statusPublished - 2009 Dec 1

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'High-speed rail-to-rail output buffer amplifier with dynamic-bias circuit'. Together they form a unique fingerprint.

Cite this