High-throughput low-cost VLSI architecture for AVC/H.264 CAVLC decoding

G. G. Lee, C. C. Lo, Y. C. Chen, H. Y. Lin, M. J. Wang

Research output: Contribution to journalArticlepeer-review

9 Citations (Scopus)


This study develops a low-cost very-large-scale-integration (VLSI) hardware architecture for entropy coding with increased throughput using the statistical properties of context-based adaptive variable-length coding (CAVLC) in AVC/H.264. Statistical analyses show that better symbol length prediction was achieved by breaking the recursive dependency among codewords for the multi-symbol decoder implementation. The proposed CAVLC decoder easily meets the real-time requirements for high definition (HD) (1920×1088) applications. The clock speed is only 13 MHz under the best case scenario.

Original languageEnglish
Article numberIIPEAT000004000002000081000001
Pages (from-to)81-91
Number of pages11
JournalIET Image Processing
Issue number2
Publication statusPublished - 2010 Apr 1

All Science Journal Classification (ASJC) codes

  • Software
  • Signal Processing
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'High-throughput low-cost VLSI architecture for AVC/H.264 CAVLC decoding'. Together they form a unique fingerprint.

Cite this