Highly integrated ka-band sub-harmonic image-reject down-converter MMIC

Pramod K. Singh; Sarbani Basu; Kuo Hsiang Liao; Yeong Her Wang

doi:10.1109/LMWC.2009.2017597

Highly integrated ka-band sub-harmonic image-reject down-converter MMIC

Pramod K. Singh, Sarbani Basu, Kuo Hsiang Liao, Yeong Her Wang

Institute of Microelectronics

Research output: Contribution to journal › Article › peer-review

14 Citations (Scopus)

Abstract

An integrated compact down-converter monolithic microwave integrated circuit chip is presented. It is designed using anti-parallel diode pair sub-harmonic image reject mixer and RF low noise amplifier. The quasi-lumped circuit components are employed in circuit design for the compact chip size. The conversion gain of the chip is 10-14 dB, image rejection above 20 dBc, and noise figure of 3.5-4.5 dB for the RF frequency of 29-36 GHz. The chip size is as compact as 2.24² on a 100μm GaAs substrate thickness.

Original language	English
Article number	4840509
Pages (from-to)	305-307
Number of pages	3
Journal	IEEE Microwave and Wireless Components Letters
Volume	19
Issue number	5
DOIs	https://doi.org/10.1109/LMWC.2009.2017597
Publication status	Published - 2009 May

All Science Journal Classification (ASJC) codes

Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/LMWC.2009.2017597

Cite this

@article{17fc34f24b4e47c2939e32c1291f6b3f,

title = "Highly integrated ka-band sub-harmonic image-reject down-converter MMIC",

abstract = "An integrated compact down-converter monolithic microwave integrated circuit chip is presented. It is designed using anti-parallel diode pair sub-harmonic image reject mixer and RF low noise amplifier. The quasi-lumped circuit components are employed in circuit design for the compact chip size. The conversion gain of the chip is 10-14 dB, image rejection above 20 dBc, and noise figure of 3.5-4.5 dB for the RF frequency of 29-36 GHz. The chip size is as compact as 2.242 on a 100μm GaAs substrate thickness.",

author = "Singh, {Pramod K.} and Sarbani Basu and Liao, {Kuo Hsiang} and Wang, {Yeong Her}",

note = "Funding Information: Manuscript received November 10, 2008; revised January 12, 2009. First published April 24, 2009; current version published May 08, 2009. This work was supported in part by the National Chip Implementation Center, National Applied Research Laboratories, the National Science Council of Taiwan under Contract NSC95-2221-E-006-428-MY3, and the Foundation of Chen Jieh-Chen Scholarship of Tainan, Taiwan.",

year = "2009",

month = may,

doi = "10.1109/LMWC.2009.2017597",

language = "English",

volume = "19",

pages = "305--307",

journal = "IEEE Microwave and Wireless Components Letters",

issn = "1531-1309",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - Highly integrated ka-band sub-harmonic image-reject down-converter MMIC

AU - Singh, Pramod K.

AU - Basu, Sarbani

AU - Liao, Kuo Hsiang

AU - Wang, Yeong Her

N1 - Funding Information: Manuscript received November 10, 2008; revised January 12, 2009. First published April 24, 2009; current version published May 08, 2009. This work was supported in part by the National Chip Implementation Center, National Applied Research Laboratories, the National Science Council of Taiwan under Contract NSC95-2221-E-006-428-MY3, and the Foundation of Chen Jieh-Chen Scholarship of Tainan, Taiwan.

PY - 2009/5

Y1 - 2009/5

N2 - An integrated compact down-converter monolithic microwave integrated circuit chip is presented. It is designed using anti-parallel diode pair sub-harmonic image reject mixer and RF low noise amplifier. The quasi-lumped circuit components are employed in circuit design for the compact chip size. The conversion gain of the chip is 10-14 dB, image rejection above 20 dBc, and noise figure of 3.5-4.5 dB for the RF frequency of 29-36 GHz. The chip size is as compact as 2.242 on a 100μm GaAs substrate thickness.

AB - An integrated compact down-converter monolithic microwave integrated circuit chip is presented. It is designed using anti-parallel diode pair sub-harmonic image reject mixer and RF low noise amplifier. The quasi-lumped circuit components are employed in circuit design for the compact chip size. The conversion gain of the chip is 10-14 dB, image rejection above 20 dBc, and noise figure of 3.5-4.5 dB for the RF frequency of 29-36 GHz. The chip size is as compact as 2.242 on a 100μm GaAs substrate thickness.

UR - http://www.scopus.com/inward/record.url?scp=67649158714&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649158714&partnerID=8YFLogxK

U2 - 10.1109/LMWC.2009.2017597

DO - 10.1109/LMWC.2009.2017597

M3 - Article

AN - SCOPUS:67649158714

SN - 1531-1309

VL - 19

SP - 305

EP - 307

JO - IEEE Microwave and Wireless Components Letters

JF - IEEE Microwave and Wireless Components Letters

IS - 5

M1 - 4840509

ER -

Highly integrated ka-band sub-harmonic image-reject down-converter MMIC

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this