Improving flash translation layer performance by supporting large superblocks

Pei Kuan Lin, Mong Ling Chiao, Da Wei Chang

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)

Abstract

A Flash Translation Layer (FTL) provides a block device interface on top of flash memory to support existing disk based file systems. Due to the erase-before-write feature of flash memory, an FTL usually performs out-ofplace updates and uses a garbage collection procedure to reclaim stale data. Superblock FTL is one of the well-known FTLs, which achieves good performance in terms of both garbage collection overhead and RAM usage. The use of fine-grained mapping information allows a logical page within a superblock, i.e., a set of contiguous logical blocks, to be placed at any page offset of the physical blocks allocated for that superblock. In addition, the fine-grained mapping information is stored in the spare area of NAND flash memory to reduce the RAM usage. Generally, the FTL performance improves with larger superblocks. However, the spare area management approach of the FTL prevents it from supporting large superblocks. In this paper, we propose an FTL that incorporates a novel spare area management approach to enable the support of large superblocks. The simulation results from four traces show that the proposed FTL reduces the garbage collection overhead by up to 89%, when compared to the Superblock FTL. In addition, it results in shorter response time.

Original languageEnglish
Article number5505982
Pages (from-to)642-650
Number of pages9
JournalIEEE Transactions on Consumer Electronics
Volume56
Issue number2
DOIs
Publication statusPublished - 2010 May

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Improving flash translation layer performance by supporting large superblocks'. Together they form a unique fingerprint.

Cite this