Leading-subcycles capacitor error-averaging scheme for cyclic ADCs

Chun Hsien Kuo, Tso Hung Fan, Tai-Haur Kuo

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper proposes a leading-subcycles capacitor error-averaging (LCEA) scheme to reduce the capacitor mismatch error of cyclic analog-to-digital converters (ADCs) while only slightly lowering the conversion rate. The scheme does not need complicated structures or extra calibration circuits. Hence, the proposed LCEA scheme can be used for cyclic ADCs to achieve high accuracy while maintaining their low-power and small-area features. In addition, the figure of merit (FOM) versus the number of averaging operations in a complete conversion cycle is analyzed such that power-accuracy-speed tradeoffs can be optimized. A proof of concept 12-bit cyclic ADC is implemented to compare the performance of the proposed LCEA scheme with that of a conventional cyclic ADC. The chip is fabricated in a 3.3-V, 0.35-μm CMOS process. Measurements demonstrate that the cyclic ADC with only two averaging operations has a 6 dB and 10 dB higher signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR), respectively, than the conventional cyclic ADC, and with only a slightly reduced conversion rate of 12/13 times than that of the conventional cyclic ADC. In addition, the measured FOM is greatly reduced to 0.55 times of that obtained using the conventional scheme which indicates the advantage of the LCEA technique.

Original languageEnglish
Article number5661851
Pages (from-to)776-783
Number of pages8
JournalIEEE Transactions on Instrumentation and Measurement
Volume60
Issue number3
DOIs
Publication statusPublished - 2011 Mar 1

Fingerprint

analog to digital converters
Digital to analog conversion
capacitors
Capacitors
figure of merit
tradeoffs
dynamic range
CMOS
chips
Calibration
cycles
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

@article{33fbfe360e074002a27146e3bef5da69,
title = "Leading-subcycles capacitor error-averaging scheme for cyclic ADCs",
abstract = "This paper proposes a leading-subcycles capacitor error-averaging (LCEA) scheme to reduce the capacitor mismatch error of cyclic analog-to-digital converters (ADCs) while only slightly lowering the conversion rate. The scheme does not need complicated structures or extra calibration circuits. Hence, the proposed LCEA scheme can be used for cyclic ADCs to achieve high accuracy while maintaining their low-power and small-area features. In addition, the figure of merit (FOM) versus the number of averaging operations in a complete conversion cycle is analyzed such that power-accuracy-speed tradeoffs can be optimized. A proof of concept 12-bit cyclic ADC is implemented to compare the performance of the proposed LCEA scheme with that of a conventional cyclic ADC. The chip is fabricated in a 3.3-V, 0.35-μm CMOS process. Measurements demonstrate that the cyclic ADC with only two averaging operations has a 6 dB and 10 dB higher signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR), respectively, than the conventional cyclic ADC, and with only a slightly reduced conversion rate of 12/13 times than that of the conventional cyclic ADC. In addition, the measured FOM is greatly reduced to 0.55 times of that obtained using the conventional scheme which indicates the advantage of the LCEA technique.",
author = "Kuo, {Chun Hsien} and Fan, {Tso Hung} and Tai-Haur Kuo",
year = "2011",
month = "3",
day = "1",
doi = "10.1109/TIM.2010.2062631",
language = "English",
volume = "60",
pages = "776--783",
journal = "IEEE Transactions on Instrumentation and Measurement",
issn = "0018-9456",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

Leading-subcycles capacitor error-averaging scheme for cyclic ADCs. / Kuo, Chun Hsien; Fan, Tso Hung; Kuo, Tai-Haur.

In: IEEE Transactions on Instrumentation and Measurement, Vol. 60, No. 3, 5661851, 01.03.2011, p. 776-783.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Leading-subcycles capacitor error-averaging scheme for cyclic ADCs

AU - Kuo, Chun Hsien

AU - Fan, Tso Hung

AU - Kuo, Tai-Haur

PY - 2011/3/1

Y1 - 2011/3/1

N2 - This paper proposes a leading-subcycles capacitor error-averaging (LCEA) scheme to reduce the capacitor mismatch error of cyclic analog-to-digital converters (ADCs) while only slightly lowering the conversion rate. The scheme does not need complicated structures or extra calibration circuits. Hence, the proposed LCEA scheme can be used for cyclic ADCs to achieve high accuracy while maintaining their low-power and small-area features. In addition, the figure of merit (FOM) versus the number of averaging operations in a complete conversion cycle is analyzed such that power-accuracy-speed tradeoffs can be optimized. A proof of concept 12-bit cyclic ADC is implemented to compare the performance of the proposed LCEA scheme with that of a conventional cyclic ADC. The chip is fabricated in a 3.3-V, 0.35-μm CMOS process. Measurements demonstrate that the cyclic ADC with only two averaging operations has a 6 dB and 10 dB higher signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR), respectively, than the conventional cyclic ADC, and with only a slightly reduced conversion rate of 12/13 times than that of the conventional cyclic ADC. In addition, the measured FOM is greatly reduced to 0.55 times of that obtained using the conventional scheme which indicates the advantage of the LCEA technique.

AB - This paper proposes a leading-subcycles capacitor error-averaging (LCEA) scheme to reduce the capacitor mismatch error of cyclic analog-to-digital converters (ADCs) while only slightly lowering the conversion rate. The scheme does not need complicated structures or extra calibration circuits. Hence, the proposed LCEA scheme can be used for cyclic ADCs to achieve high accuracy while maintaining their low-power and small-area features. In addition, the figure of merit (FOM) versus the number of averaging operations in a complete conversion cycle is analyzed such that power-accuracy-speed tradeoffs can be optimized. A proof of concept 12-bit cyclic ADC is implemented to compare the performance of the proposed LCEA scheme with that of a conventional cyclic ADC. The chip is fabricated in a 3.3-V, 0.35-μm CMOS process. Measurements demonstrate that the cyclic ADC with only two averaging operations has a 6 dB and 10 dB higher signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR), respectively, than the conventional cyclic ADC, and with only a slightly reduced conversion rate of 12/13 times than that of the conventional cyclic ADC. In addition, the measured FOM is greatly reduced to 0.55 times of that obtained using the conventional scheme which indicates the advantage of the LCEA technique.

UR - http://www.scopus.com/inward/record.url?scp=79951681866&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951681866&partnerID=8YFLogxK

U2 - 10.1109/TIM.2010.2062631

DO - 10.1109/TIM.2010.2062631

M3 - Article

VL - 60

SP - 776

EP - 783

JO - IEEE Transactions on Instrumentation and Measurement

JF - IEEE Transactions on Instrumentation and Measurement

SN - 0018-9456

IS - 3

M1 - 5661851

ER -