Low-cost realization of multiple-input exclusive-OR gates

Kun Jin Lin, Cheng Wen Wu

Research output: Contribution to journalConference article

5 Citations (Scopus)

Abstract

Several efficient CMOS two-input exclusive-OR (XOR) logic structures have been reported in the past. Based on these XOR gates, we propose two multiple-input XOR circuit configurations, which are smaller, faster, and run at a lower power level than conventional structures formed by directly connecting two-input XOR gates. For exclusive-OR sum-of-products circuits, four transistors can be saved for each product term.

Original languageEnglish
Pages (from-to)307-310
Number of pages4
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
Publication statusPublished - 1995 Dec 1
EventProceedings of the 8th Annual IEEE International ASIC Conference and Exhibit - Austin, TX, USA
Duration: 1995 Sep 181995 Sep 22

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Low-cost realization of multiple-input exclusive-OR gates'. Together they form a unique fingerprint.

  • Cite this