Low Power Sigma-Delta Modulator Architecture Capable of Correcting Dynamic Range Automatically, Method for Implementing Low Power Circuit Thereof, and Method for Correcting and Extending Dynamic Range of Sigma-Delta Modulator Automatically

Shuenn-Yuh Lee (Inventor)

Research output: Patent

Abstract

A low power sigma-delta modulator architecture capable of dynamic detection of output signal strength to change dynamic range, method for implementing low power circuit thereof, and method for correcting and extending dynamic range of the sigma-delta modulator automatically utilize an automatic correction unit to detect output signal strength of the sigma-delta modulator system, compare system input signal specifications and come out multiple sets of dynamic range curves, and thereby extract an appropriate combination of system order and feed-forward coefficients to extend the system dynamic range. The circuit architecture of the automatic correction unit is in a digital circuit form, including a digital signal processor, a counter and register array.
Original languageEnglish
Patent numberI571063
Publication statusPublished - 1800

Cite this

@misc{871b263141534dc093155ffe9d2c5d71,
title = "Low Power Sigma-Delta Modulator Architecture Capable of Correcting Dynamic Range Automatically, Method for Implementing Low Power Circuit Thereof, and Method for Correcting and Extending Dynamic Range of Sigma-Delta Modulator Automatically",
abstract = "A low power sigma-delta modulator architecture capable of dynamic detection of output signal strength to change dynamic range, method for implementing low power circuit thereof, and method for correcting and extending dynamic range of the sigma-delta modulator automatically utilize an automatic correction unit to detect output signal strength of the sigma-delta modulator system, compare system input signal specifications and come out multiple sets of dynamic range curves, and thereby extract an appropriate combination of system order and feed-forward coefficients to extend the system dynamic range. The circuit architecture of the automatic correction unit is in a digital circuit form, including a digital signal processor, a counter and register array.",
author = "Shuenn-Yuh Lee",
year = "1800",
language = "English",
type = "Patent",
note = "I571063",

}

TY - PAT

T1 - Low Power Sigma-Delta Modulator Architecture Capable of Correcting Dynamic Range Automatically, Method for Implementing Low Power Circuit Thereof, and Method for Correcting and Extending Dynamic Range of Sigma-Delta Modulator Automatically

AU - Lee, Shuenn-Yuh

PY - 1800

Y1 - 1800

N2 - A low power sigma-delta modulator architecture capable of dynamic detection of output signal strength to change dynamic range, method for implementing low power circuit thereof, and method for correcting and extending dynamic range of the sigma-delta modulator automatically utilize an automatic correction unit to detect output signal strength of the sigma-delta modulator system, compare system input signal specifications and come out multiple sets of dynamic range curves, and thereby extract an appropriate combination of system order and feed-forward coefficients to extend the system dynamic range. The circuit architecture of the automatic correction unit is in a digital circuit form, including a digital signal processor, a counter and register array.

AB - A low power sigma-delta modulator architecture capable of dynamic detection of output signal strength to change dynamic range, method for implementing low power circuit thereof, and method for correcting and extending dynamic range of the sigma-delta modulator automatically utilize an automatic correction unit to detect output signal strength of the sigma-delta modulator system, compare system input signal specifications and come out multiple sets of dynamic range curves, and thereby extract an appropriate combination of system order and feed-forward coefficients to extend the system dynamic range. The circuit architecture of the automatic correction unit is in a digital circuit form, including a digital signal processor, a counter and register array.

M3 - Patent

M1 - I571063

ER -