Low-power testing for C-testable iterative logic arrays

Shih Arn Hwang, Cheng Wen Wu

Research output: Contribution to conferencePaperpeer-review

1 Citation (Scopus)

Abstract

Deterministic test patterns often lead to much larger power consumption than normal input patterns, resulting in higher tester requirement and testing cost. We show that, without affecting the test quality, the most power-efficient test set for C-testable iterative logic arrays can be obtained. The proposed method takes only polynomial time with respect to the cell size, and is independent of the array size.

Original languageEnglish
Pages355-358
Number of pages4
Publication statusPublished - 1997 Jan 1
EventProceedings of the 1997 International Symposium on VLSI Technology, Systems, and Applications - Taipei, China
Duration: 1997 Jun 31997 Jun 5

Other

OtherProceedings of the 1997 International Symposium on VLSI Technology, Systems, and Applications
CityTaipei, China
Period97-06-0397-06-05

All Science Journal Classification (ASJC) codes

  • General Engineering

Fingerprint

Dive into the research topics of 'Low-power testing for C-testable iterative logic arrays'. Together they form a unique fingerprint.

Cite this