Low test-application time method for EEPLA testing

K. C. Wei; B. D. Liu; J. J. Tang

doi:10.1049/ip-cdt:19970636

Low test-application time method for EEPLA testing

K. C. Wei, B. D. Liu, J. J. Tang

Department of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

An efficient method for EEPLA testing is presented. In this method the authors propose an interleave programming algorithm for the EEPLA to enhance the controllability of the OR plane and the observability of the AND plane during the testing of EEPLA. The salient features of this method are: (i) low overhead, (ii) high fault coverage, (iii) simple test set, and (iv) low test-application time. Using this method, all multiple stuck-at faults, multiple crosspoint faults and all multiple bridging faults can be detected.

Original language	English
Pages (from-to)	39-42
Number of pages	4
Journal	IEE Proceedings: Computers and Digital Techniques
Volume	144
Issue number	1
DOIs	https://doi.org/10.1049/ip-cdt:19970636
Publication status	Published - 1997 Jan 1

All Science Journal Classification (ASJC) codes

Theoretical Computer Science
Hardware and Architecture
Computational Theory and Mathematics

Access to Document

10.1049/ip-cdt:19970636

Cite this

@article{246c2c830117489e8ac1fefe12d8fa48,

title = "Low test-application time method for EEPLA testing",

abstract = "An efficient method for EEPLA testing is presented. In this method the authors propose an interleave programming algorithm for the EEPLA to enhance the controllability of the OR plane and the observability of the AND plane during the testing of EEPLA. The salient features of this method are: (i) low overhead, (ii) high fault coverage, (iii) simple test set, and (iv) low test-application time. Using this method, all multiple stuck-at faults, multiple crosspoint faults and all multiple bridging faults can be detected.",

author = "Wei, {K. C.} and Liu, {B. D.} and Tang, {J. J.}",

year = "1997",

month = jan,

day = "1",

doi = "10.1049/ip-cdt:19970636",

language = "English",

volume = "144",

pages = "39--42",

journal = "IEE Proceedings: Computers and Digital Techniques",

issn = "1350-2387",

publisher = "Institute of Electrical Engineers",

number = "1",

}

TY - JOUR

T1 - Low test-application time method for EEPLA testing

AU - Wei, K. C.

AU - Liu, B. D.

AU - Tang, J. J.

PY - 1997/1/1

Y1 - 1997/1/1

N2 - An efficient method for EEPLA testing is presented. In this method the authors propose an interleave programming algorithm for the EEPLA to enhance the controllability of the OR plane and the observability of the AND plane during the testing of EEPLA. The salient features of this method are: (i) low overhead, (ii) high fault coverage, (iii) simple test set, and (iv) low test-application time. Using this method, all multiple stuck-at faults, multiple crosspoint faults and all multiple bridging faults can be detected.

AB - An efficient method for EEPLA testing is presented. In this method the authors propose an interleave programming algorithm for the EEPLA to enhance the controllability of the OR plane and the observability of the AND plane during the testing of EEPLA. The salient features of this method are: (i) low overhead, (ii) high fault coverage, (iii) simple test set, and (iv) low test-application time. Using this method, all multiple stuck-at faults, multiple crosspoint faults and all multiple bridging faults can be detected.

UR - http://www.scopus.com/inward/record.url?scp=0030682268&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030682268&partnerID=8YFLogxK

U2 - 10.1049/ip-cdt:19970636

DO - 10.1049/ip-cdt:19970636

M3 - Article

AN - SCOPUS:0030682268

SN - 1350-2387

VL - 144

SP - 39

EP - 42

JO - IEE Proceedings: Computers and Digital Techniques

JF - IEE Proceedings: Computers and Digital Techniques

IS - 1

ER -

Low test-application time method for EEPLA testing

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this