Nano-scale Recessed Asymmetric Schottky Contacted CMOS

Yaohui Zhang, Ruigang Li, Sung Kwon Hong, Kang L. Wang, Bich Yen Nguyen, Kuntal Joardar, Daniel Pham, Wei Yao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)


A new CMOS device architecture named as Recessed Asymmetric Schottky Contacted CMOS (RASC-CMOS) has been proposed and simulated by using commercial version device simulator DESSIS 6.1. RASC-CMOS can eliminate the two critical drawbacks of conventional Schottky contacted CMOS (SC-CMOS): 1) unacceptable off-state current (> 10 nA/μm), 2) strong short-channel effects when the feature size of SC-CMOS scaled down to 10 nm. In the meantime, RASC-CMOS has kept the advantage of with extremely simplified fabrication process of SC-CMOS.

Original languageEnglish
Title of host publicationProceedings of the 2001 1st IEEE Conference on Nanotechnology, IEEE-NANO 2001
PublisherIEEE Computer Society
Number of pages6
ISBN (Electronic)0780372158
Publication statusPublished - 2001
Event1st IEEE Conference on Nanotechnology, IEEE-NANO 2001 - Maui, United States
Duration: 2001 Oct 282001 Oct 30

Publication series

NameProceedings of the IEEE Conference on Nanotechnology
ISSN (Print)1944-9399
ISSN (Electronic)1944-9380


Conference1st IEEE Conference on Nanotechnology, IEEE-NANO 2001
Country/TerritoryUnited States

All Science Journal Classification (ASJC) codes

  • Bioengineering
  • Electrical and Electronic Engineering
  • Materials Chemistry
  • Condensed Matter Physics


Dive into the research topics of 'Nano-scale Recessed Asymmetric Schottky Contacted CMOS'. Together they form a unique fingerprint.

Cite this