Abstract
In this paper, we propose a Network Virtual Platform (NetVP) to develop and verify network accelerator like an IPsec processor. The NetVP provides on-line verification mechanism and is suitable for ESL top-down design flow, supporting developments of un-timed as well as timed models. System development using this NetVP is efficient and flexible since it allows the designer to explore design spaces such as the network bandwidth and system architecture easily.
Original language | English |
---|---|
Pages | 249-252 |
Number of pages | 4 |
DOIs | |
Publication status | Published - 2012 Sept 28 |
Event | 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of Duration: 2012 May 20 → 2012 May 23 |
Other
Other | 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 |
---|---|
Country/Territory | Korea, Republic of |
City | Seoul |
Period | 12-05-20 → 12-05-23 |
All Science Journal Classification (ASJC) codes
- Hardware and Architecture
- Electrical and Electronic Engineering