New GaInP/GaAs high-barrier gate and tri-step doped channel transistor

W. C. Liu, W. L. Chang, Y. H. Shie, H. J. Pan, W. C. Wang, J. Y. Chen, K. B. Thei, K. H. Yu, S. C. Feng

Research output: Contribution to journalConference articlepeer-review

Abstract

A high-barrier gate GaInP/GaAs doped channel field-effect transistor (DCFET) has been fabricated and studied. The δ(P+)-GaInP layer is employed to offer a high conduction band offset for a good electron confinement and achieve a high valance band offset as a hole barrier. The active channel is triple-step doped to obtain high-barrier camel gate. A fabricated n+-GaAs/δ(P+)-GaInP/n-GaAs camel diode exhibits a barrier height larger than 1.2 eV and a very high breakdown voltage of 33 V. The measured transconductance is 140 mS/mm with a unity current gain frequency of 17 GHz for a 1×50 μm2 device.

Original languageEnglish
Pages (from-to)479-482
Number of pages4
JournalConference Proceedings - International Conference on Indium Phosphide and Related Materials
Publication statusPublished - 1999
EventProceedings of the 1999 11th International Conference on Indium Phosphide and Related Materials (IPRM) - Davos, Switz
Duration: 1999 May 161999 May 20

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'New GaInP/GaAs high-barrier gate and tri-step doped channel transistor'. Together they form a unique fingerprint.

Cite this