On-chip SOC test platform design based on IEEE 1500 standard

Kuen-Jong Lee, Tong Yu Hsieh, Ching Yao Chang, Yu Ting Hong, Wen Cheng Huang

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

IEEE 1500 Standard defines a standard test interface for embedded cores of a system-on-a-chip (SOC) to simplify the test problems. In this paper we present a systematic method to employ this standard in a SOC test platform so as to carry out on-chip at-speed testing for embedded SOC cores without using expensive external automatic test equipment. The cores that can be handled include scan-based logic cores, BIST-based memory cores, BIST-based mixed-signal devices, and hierarchical cores. All required test control signals for these cores can be generated on-chip by a single centralized test access mechanism (TAM) controller. These control signals along with test data formatted in a single buffer are transferred to the cores via a dedicated test bus, which facilitates parallel core testing. A number of design techniques, including on-chip comparison, direct memory access, hierarchical core test architecture, and hierarchical test bus design, are also employed to enhance the efficiency of the test platform. A sample SOC equipped with the test platform has been designed. Experimental results on both FPGA prototyping and real chip implementation confirm that the test platform can efficiently execute all test procedures and effectively identify potential defect(s) in the target circuit(s).

Original languageEnglish
Article number5229351
Pages (from-to)1134-1139
Number of pages6
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number7
DOIs
Publication statusPublished - 2010 Jul 1

Fingerprint

Built-in self test
Data storage equipment
Testing
Embedded systems
Field programmable gate arrays (FPGA)
Defects
Controllers
Networks (circuits)
System-on-chip

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, Kuen-Jong ; Hsieh, Tong Yu ; Chang, Ching Yao ; Hong, Yu Ting ; Huang, Wen Cheng. / On-chip SOC test platform design based on IEEE 1500 standard. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010 ; Vol. 18, No. 7. pp. 1134-1139.
@article{16e4833c164942f18f27595b6210cf88,
title = "On-chip SOC test platform design based on IEEE 1500 standard",
abstract = "IEEE 1500 Standard defines a standard test interface for embedded cores of a system-on-a-chip (SOC) to simplify the test problems. In this paper we present a systematic method to employ this standard in a SOC test platform so as to carry out on-chip at-speed testing for embedded SOC cores without using expensive external automatic test equipment. The cores that can be handled include scan-based logic cores, BIST-based memory cores, BIST-based mixed-signal devices, and hierarchical cores. All required test control signals for these cores can be generated on-chip by a single centralized test access mechanism (TAM) controller. These control signals along with test data formatted in a single buffer are transferred to the cores via a dedicated test bus, which facilitates parallel core testing. A number of design techniques, including on-chip comparison, direct memory access, hierarchical core test architecture, and hierarchical test bus design, are also employed to enhance the efficiency of the test platform. A sample SOC equipped with the test platform has been designed. Experimental results on both FPGA prototyping and real chip implementation confirm that the test platform can efficiently execute all test procedures and effectively identify potential defect(s) in the target circuit(s).",
author = "Kuen-Jong Lee and Hsieh, {Tong Yu} and Chang, {Ching Yao} and Hong, {Yu Ting} and Huang, {Wen Cheng}",
year = "2010",
month = "7",
day = "1",
doi = "10.1109/TVLSI.2009.2019978",
language = "English",
volume = "18",
pages = "1134--1139",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

On-chip SOC test platform design based on IEEE 1500 standard. / Lee, Kuen-Jong; Hsieh, Tong Yu; Chang, Ching Yao; Hong, Yu Ting; Huang, Wen Cheng.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 7, 5229351, 01.07.2010, p. 1134-1139.

Research output: Contribution to journalArticle

TY - JOUR

T1 - On-chip SOC test platform design based on IEEE 1500 standard

AU - Lee, Kuen-Jong

AU - Hsieh, Tong Yu

AU - Chang, Ching Yao

AU - Hong, Yu Ting

AU - Huang, Wen Cheng

PY - 2010/7/1

Y1 - 2010/7/1

N2 - IEEE 1500 Standard defines a standard test interface for embedded cores of a system-on-a-chip (SOC) to simplify the test problems. In this paper we present a systematic method to employ this standard in a SOC test platform so as to carry out on-chip at-speed testing for embedded SOC cores without using expensive external automatic test equipment. The cores that can be handled include scan-based logic cores, BIST-based memory cores, BIST-based mixed-signal devices, and hierarchical cores. All required test control signals for these cores can be generated on-chip by a single centralized test access mechanism (TAM) controller. These control signals along with test data formatted in a single buffer are transferred to the cores via a dedicated test bus, which facilitates parallel core testing. A number of design techniques, including on-chip comparison, direct memory access, hierarchical core test architecture, and hierarchical test bus design, are also employed to enhance the efficiency of the test platform. A sample SOC equipped with the test platform has been designed. Experimental results on both FPGA prototyping and real chip implementation confirm that the test platform can efficiently execute all test procedures and effectively identify potential defect(s) in the target circuit(s).

AB - IEEE 1500 Standard defines a standard test interface for embedded cores of a system-on-a-chip (SOC) to simplify the test problems. In this paper we present a systematic method to employ this standard in a SOC test platform so as to carry out on-chip at-speed testing for embedded SOC cores without using expensive external automatic test equipment. The cores that can be handled include scan-based logic cores, BIST-based memory cores, BIST-based mixed-signal devices, and hierarchical cores. All required test control signals for these cores can be generated on-chip by a single centralized test access mechanism (TAM) controller. These control signals along with test data formatted in a single buffer are transferred to the cores via a dedicated test bus, which facilitates parallel core testing. A number of design techniques, including on-chip comparison, direct memory access, hierarchical core test architecture, and hierarchical test bus design, are also employed to enhance the efficiency of the test platform. A sample SOC equipped with the test platform has been designed. Experimental results on both FPGA prototyping and real chip implementation confirm that the test platform can efficiently execute all test procedures and effectively identify potential defect(s) in the target circuit(s).

UR - http://www.scopus.com/inward/record.url?scp=77954089588&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77954089588&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2009.2019978

DO - 10.1109/TVLSI.2009.2019978

M3 - Article

VL - 18

SP - 1134

EP - 1139

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 5229351

ER -