On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation

Kuen Jong Lee, Jing Jou Tang, Wern Yih Duh

Research output: Contribution to journalConference articlepeer-review

2 Citations (Scopus)

Fingerprint

Dive into the research topics of 'On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation'. Together they form a unique fingerprint.

Engineering & Materials Science