On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration

Gwo Giun Lee, He Yuan Lin, Ming Jiun Wang, Bo Han Chen, Yuan Long Cheng

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Based on concurrent exploration of both algorithm and architecture, this paper introduces an efficient verification methodology that targets at comprehensive functional verification throughout different levels of design granularities for multi-format media SoC's with applications in MPEG's Reconfigurable Video Coding. We present a verification technique that minimizes the number of test patterns but at the same time covering multiple profiles based on the functional commonalities extracted from multiple coding standards. In addition, algorithmic complexity analysis and dataflow modeling are also used to gain insight into flexible video architecture at early design stage in facilitating more efficient verification environment. Furthermore, an isolation technique is also presented for independent verification of coarse grain modules in the system level. We have shown that this verification methodology can effectively enhance the reliability and efficiency of SoC's with high complexity and reconfigurability.

Original languageEnglish
Title of host publication2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings
Pages170-175
Number of pages6
DOIs
Publication statusPublished - 2008 Dec 26
Event2008 IEEE Workshop on Signal Processing Systems, SiPS 2008 - Washington, DC, United States
Duration: 2008 Oct 82008 Oct 10

Publication series

NameIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
ISSN (Print)1520-6130

Other

Other2008 IEEE Workshop on Signal Processing Systems, SiPS 2008
CountryUnited States
CityWashington, DC
Period08-10-0808-10-10

Fingerprint

Video Coding
Image coding
Reconfigurability
Algorithmic Complexity
Methodology
Complexity Analysis
Granularity
Data Flow
Isolation
Multimedia
Architecture
Standards
Concurrent
Covering
Coding
Minimise
Module
Target
Modeling

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Signal Processing
  • Applied Mathematics
  • Hardware and Architecture

Cite this

Lee, G. G., Lin, H. Y., Wang, M. J., Chen, B. H., & Cheng, Y. L. (2008). On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration. In 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings (pp. 170-175). [4671757] (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation). https://doi.org/10.1109/SIPS.2008.4671757
Lee, Gwo Giun ; Lin, He Yuan ; Wang, Ming Jiun ; Chen, Bo Han ; Cheng, Yuan Long. / On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration. 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings. 2008. pp. 170-175 (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation).
@inproceedings{d59afacabd06400b931199ebba19c2a3,
title = "On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration",
abstract = "Based on concurrent exploration of both algorithm and architecture, this paper introduces an efficient verification methodology that targets at comprehensive functional verification throughout different levels of design granularities for multi-format media SoC's with applications in MPEG's Reconfigurable Video Coding. We present a verification technique that minimizes the number of test patterns but at the same time covering multiple profiles based on the functional commonalities extracted from multiple coding standards. In addition, algorithmic complexity analysis and dataflow modeling are also used to gain insight into flexible video architecture at early design stage in facilitating more efficient verification environment. Furthermore, an isolation technique is also presented for independent verification of coarse grain modules in the system level. We have shown that this verification methodology can effectively enhance the reliability and efficiency of SoC's with high complexity and reconfigurability.",
author = "Lee, {Gwo Giun} and Lin, {He Yuan} and Wang, {Ming Jiun} and Chen, {Bo Han} and Cheng, {Yuan Long}",
year = "2008",
month = "12",
day = "26",
doi = "10.1109/SIPS.2008.4671757",
language = "English",
isbn = "9781424429240",
series = "IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",
pages = "170--175",
booktitle = "2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings",

}

Lee, GG, Lin, HY, Wang, MJ, Chen, BH & Cheng, YL 2008, On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration. in 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings., 4671757, IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, pp. 170-175, 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Washington, DC, United States, 08-10-08. https://doi.org/10.1109/SIPS.2008.4671757

On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration. / Lee, Gwo Giun; Lin, He Yuan; Wang, Ming Jiun; Chen, Bo Han; Cheng, Yuan Long.

2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings. 2008. p. 170-175 4671757 (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration

AU - Lee, Gwo Giun

AU - Lin, He Yuan

AU - Wang, Ming Jiun

AU - Chen, Bo Han

AU - Cheng, Yuan Long

PY - 2008/12/26

Y1 - 2008/12/26

N2 - Based on concurrent exploration of both algorithm and architecture, this paper introduces an efficient verification methodology that targets at comprehensive functional verification throughout different levels of design granularities for multi-format media SoC's with applications in MPEG's Reconfigurable Video Coding. We present a verification technique that minimizes the number of test patterns but at the same time covering multiple profiles based on the functional commonalities extracted from multiple coding standards. In addition, algorithmic complexity analysis and dataflow modeling are also used to gain insight into flexible video architecture at early design stage in facilitating more efficient verification environment. Furthermore, an isolation technique is also presented for independent verification of coarse grain modules in the system level. We have shown that this verification methodology can effectively enhance the reliability and efficiency of SoC's with high complexity and reconfigurability.

AB - Based on concurrent exploration of both algorithm and architecture, this paper introduces an efficient verification methodology that targets at comprehensive functional verification throughout different levels of design granularities for multi-format media SoC's with applications in MPEG's Reconfigurable Video Coding. We present a verification technique that minimizes the number of test patterns but at the same time covering multiple profiles based on the functional commonalities extracted from multiple coding standards. In addition, algorithmic complexity analysis and dataflow modeling are also used to gain insight into flexible video architecture at early design stage in facilitating more efficient verification environment. Furthermore, an isolation technique is also presented for independent verification of coarse grain modules in the system level. We have shown that this verification methodology can effectively enhance the reliability and efficiency of SoC's with high complexity and reconfigurability.

UR - http://www.scopus.com/inward/record.url?scp=57849119281&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57849119281&partnerID=8YFLogxK

U2 - 10.1109/SIPS.2008.4671757

DO - 10.1109/SIPS.2008.4671757

M3 - Conference contribution

AN - SCOPUS:57849119281

SN - 9781424429240

T3 - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

SP - 170

EP - 175

BT - 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings

ER -

Lee GG, Lin HY, Wang MJ, Chen BH, Cheng YL. On the verification of multi-standard SOC's for reconfigurable video coding based on algorithm/architecture co-exploration. In 2008 IEEE Workshop on Signal Processing Systems, SiPS 2008, Proceedings. 2008. p. 170-175. 4671757. (IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation). https://doi.org/10.1109/SIPS.2008.4671757