Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Using a multi-core system to process real-time data of high computational complexity has become a popular solution for effectively enhancing system processing efficiency. However, the high-power consumption of a multi-core system remains a problem, particularly to handheld devices. Applying DVFS to properly decrease the system voltage and frequency can effectively save system power loss, nevertheless, the question of how to effectively and accurately configure a dynamic DVFS system to avoid missing a deadline or extra power loss remains to be widely discussed. This study examines many previous parallel processing architectures and DVFS mechanisms, and proposes two different orientations of parallel DVFS-enabled H.264/AVC decoders, and implements a multimedia heterogeneous multi-core platform. Based on experimental data, the impact of two parallel DVFS-able processing systems on H.264 decoding performance and power loss are studied.

Original languageEnglish
Title of host publicationProceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012
Pages157-160
Number of pages4
DOIs
Publication statusPublished - 2012 Jul 30
Event2012 International Symposium on Computer, Consumer and Control, IS3C 2012 - Taichung, Taiwan
Duration: 2012 Jun 42012 Jun 6

Publication series

NameProceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012

Other

Other2012 International Symposium on Computer, Consumer and Control, IS3C 2012
CountryTaiwan
CityTaichung
Period12-06-0412-06-06

Fingerprint

Processing
Decoding
Computational complexity
Dynamical systems
Electric power utilization
Electric potential

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications

Cite this

Lu, Y. S., Lai, C-F., & Huang, Y-M. (2012). Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform. In Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012 (pp. 157-160). [6228271] (Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012). https://doi.org/10.1109/IS3C.2012.48
Lu, Yu Sheng ; Lai, Chin-Feng ; Huang, Yueh-Min. / Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform. Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012. 2012. pp. 157-160 (Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012).
@inproceedings{46f0b30b4cfb43f180ecb40b8788ae68,
title = "Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform",
abstract = "Using a multi-core system to process real-time data of high computational complexity has become a popular solution for effectively enhancing system processing efficiency. However, the high-power consumption of a multi-core system remains a problem, particularly to handheld devices. Applying DVFS to properly decrease the system voltage and frequency can effectively save system power loss, nevertheless, the question of how to effectively and accurately configure a dynamic DVFS system to avoid missing a deadline or extra power loss remains to be widely discussed. This study examines many previous parallel processing architectures and DVFS mechanisms, and proposes two different orientations of parallel DVFS-enabled H.264/AVC decoders, and implements a multimedia heterogeneous multi-core platform. Based on experimental data, the impact of two parallel DVFS-able processing systems on H.264 decoding performance and power loss are studied.",
author = "Lu, {Yu Sheng} and Chin-Feng Lai and Yueh-Min Huang",
year = "2012",
month = "7",
day = "30",
doi = "10.1109/IS3C.2012.48",
language = "English",
isbn = "9780769546551",
series = "Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012",
pages = "157--160",
booktitle = "Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012",

}

Lu, YS, Lai, C-F & Huang, Y-M 2012, Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform. in Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012., 6228271, Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012, pp. 157-160, 2012 International Symposium on Computer, Consumer and Control, IS3C 2012, Taichung, Taiwan, 12-06-04. https://doi.org/10.1109/IS3C.2012.48

Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform. / Lu, Yu Sheng; Lai, Chin-Feng; Huang, Yueh-Min.

Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012. 2012. p. 157-160 6228271 (Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform

AU - Lu, Yu Sheng

AU - Lai, Chin-Feng

AU - Huang, Yueh-Min

PY - 2012/7/30

Y1 - 2012/7/30

N2 - Using a multi-core system to process real-time data of high computational complexity has become a popular solution for effectively enhancing system processing efficiency. However, the high-power consumption of a multi-core system remains a problem, particularly to handheld devices. Applying DVFS to properly decrease the system voltage and frequency can effectively save system power loss, nevertheless, the question of how to effectively and accurately configure a dynamic DVFS system to avoid missing a deadline or extra power loss remains to be widely discussed. This study examines many previous parallel processing architectures and DVFS mechanisms, and proposes two different orientations of parallel DVFS-enabled H.264/AVC decoders, and implements a multimedia heterogeneous multi-core platform. Based on experimental data, the impact of two parallel DVFS-able processing systems on H.264 decoding performance and power loss are studied.

AB - Using a multi-core system to process real-time data of high computational complexity has become a popular solution for effectively enhancing system processing efficiency. However, the high-power consumption of a multi-core system remains a problem, particularly to handheld devices. Applying DVFS to properly decrease the system voltage and frequency can effectively save system power loss, nevertheless, the question of how to effectively and accurately configure a dynamic DVFS system to avoid missing a deadline or extra power loss remains to be widely discussed. This study examines many previous parallel processing architectures and DVFS mechanisms, and proposes two different orientations of parallel DVFS-enabled H.264/AVC decoders, and implements a multimedia heterogeneous multi-core platform. Based on experimental data, the impact of two parallel DVFS-able processing systems on H.264 decoding performance and power loss are studied.

UR - http://www.scopus.com/inward/record.url?scp=84864189320&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84864189320&partnerID=8YFLogxK

U2 - 10.1109/IS3C.2012.48

DO - 10.1109/IS3C.2012.48

M3 - Conference contribution

SN - 9780769546551

T3 - Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012

SP - 157

EP - 160

BT - Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012

ER -

Lu YS, Lai C-F, Huang Y-M. Parallelization of DVFS-enabled H.264/AVC decoder on heterogeneous multi-core platform. In Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012. 2012. p. 157-160. 6228271. (Proceedings - 2012 International Symposium on Computer, Consumer and Control, IS3C 2012). https://doi.org/10.1109/IS3C.2012.48