Performance analysis of digital delay lock loops in the presence of Doppler shift

Szu-Lin Su, Nan Yang Yen, Sheng Cheng Hsieh

Research output: Contribution to conferencePaperpeer-review

Abstract

This paper considers discrete time analyses of first- and second-order digital delay lock loops (DDLL), and presents the results of an investigation concerning the performance degradation due to Doppler. The performance measures evaluated include the steady-state timing error probability density function (pdf) and the mean time to lost lock. The measures are characterized in terms of the Doppler shift and the loop signal-to-noise ratio. Moreover, approximate expressions for the steady-state timing error probability density and the mean time to lose lock are also presented for the first- and second-order digital delay lock loops. The analyses are confirmed by numerical results and simulation.

Original languageEnglish
Pages1896-1900
Number of pages5
Publication statusPublished - 1995 Jan 1
EventProceedings of the 1995 IEEE International Conference on Communications. Part 1 (of 3) - Seattle, WA, USA
Duration: 1995 Jun 181995 Jun 22

Other

OtherProceedings of the 1995 IEEE International Conference on Communications. Part 1 (of 3)
CitySeattle, WA, USA
Period95-06-1895-06-22

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Performance analysis of digital delay lock loops in the presence of Doppler shift'. Together they form a unique fingerprint.

Cite this