TY - GEN
T1 - Performance analysis of FPGA-based software-defined GPS receiver
AU - Chen, Ya Tzu
AU - Jan, Shau-Shiun
PY - 2012/12/1
Y1 - 2012/12/1
N2 - A field-programmable gate array (FPGA) offers the possibility of high parallelism, speed comparable to an ASIC, a large number of input/output (I/O), reprogrammability, and a great deal of design flexibility. For the reason, a real-time GPS software-defined radio (SDR) receiver based on FPGA technology is being in great demand because of its practicality as both a testing device and a final product. In this paper, a real-time FPGA-based GPS SDR receiver is developed to support the GNSS augmentation system projects. All the procedures for the design and the performance analysis of a FPGA-based GPS SDR receiver are presented in detail. In this work, a FPGA board manufactured by Xilinx is chosen as an example, and it collaborates with the Xilinx ISE design tool to develop a FPGA-based GPS SDR receiver. The other branch of this work breaks into the performance analysis of the developed GPS SDR under multipath environments which is evaluated with modified baseband architecture. As for the multipath issue, this paper changes the correlator architecture to reduce the multipath effects. According to the results of the performance analyses, the proper algorithms for multipath environment could be evaluated effectively. Accordingly, this paper could be served as a tutorial for users could learn and build their FPGA-based GPS SDR with the similar software and hardware.
AB - A field-programmable gate array (FPGA) offers the possibility of high parallelism, speed comparable to an ASIC, a large number of input/output (I/O), reprogrammability, and a great deal of design flexibility. For the reason, a real-time GPS software-defined radio (SDR) receiver based on FPGA technology is being in great demand because of its practicality as both a testing device and a final product. In this paper, a real-time FPGA-based GPS SDR receiver is developed to support the GNSS augmentation system projects. All the procedures for the design and the performance analysis of a FPGA-based GPS SDR receiver are presented in detail. In this work, a FPGA board manufactured by Xilinx is chosen as an example, and it collaborates with the Xilinx ISE design tool to develop a FPGA-based GPS SDR receiver. The other branch of this work breaks into the performance analysis of the developed GPS SDR under multipath environments which is evaluated with modified baseband architecture. As for the multipath issue, this paper changes the correlator architecture to reduce the multipath effects. According to the results of the performance analyses, the proper algorithms for multipath environment could be evaluated effectively. Accordingly, this paper could be served as a tutorial for users could learn and build their FPGA-based GPS SDR with the similar software and hardware.
UR - http://www.scopus.com/inward/record.url?scp=84879611473&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84879611473&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:84879611473
SN - 9781622769803
T3 - 25th International Technical Meeting of the Satellite Division of the Institute of Navigation 2012, ION GNSS 2012
SP - 2326
EP - 2332
BT - 25th International Technical Meeting of the Satellite Division of the Institute of Navigation 2012, ION GNSS 2012
T2 - 25th International Technical Meeting of the Satellite Division of the Institute of Navigation 2012, ION GNSS 2012
Y2 - 17 September 2012 through 21 September 2012
ER -