Performance enhancement on an InGaP/InGaAs PHEMT with an electrophoretic deposition gate structure

Chun Chia Chen, Huey-Ing Chen, Po Cheng Chou, Jian Kai Liou, Yung Jen Chiou, Jung Hui Tsai, Wen-Chau Liu

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

Interesting pseudomorphic high electron mobility transistors using an electrophoretic deposition (EPD) approach are fabricated and studied. Due to the low-temperature deposited gate structure, the studied device exhibits enhanced performance with less thermal damages and improved Schottky contact properties by EPD approach. In comparison with a thermal evaporation (TE) device, the higher turn-on voltage, lower gate current, and lower interface state density are observed for the EPD device. For the gate dimension of 1×100 μm2 the EPD device shows the higher maximum drain saturation current of 242.2 (231.9) mA/mm and excellent maximum extrinsic transconductance of 151.6 (132.5) mS/mm at 300 (420) K. Besides, the EPD device presents a comparable RF performance as compared with the TE one. Due to the improved device performance and advantages of low cost, simple process, flexible deposition on varied substrate, and adjustable metal grain size, the reported EPD approach shows the promise for high-performance device applications.

Original languageEnglish
Article number6670683
Pages (from-to)18-20
Number of pages3
JournalIEEE Electron Device Letters
Volume35
Issue number1
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Thermal evaporation
Interface states
Transconductance
High electron mobility transistors
Metals
Electric potential
Substrates
Costs
Temperature
Hot Temperature

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Chen, Chun Chia ; Chen, Huey-Ing ; Chou, Po Cheng ; Liou, Jian Kai ; Chiou, Yung Jen ; Tsai, Jung Hui ; Liu, Wen-Chau. / Performance enhancement on an InGaP/InGaAs PHEMT with an electrophoretic deposition gate structure. In: IEEE Electron Device Letters. 2014 ; Vol. 35, No. 1. pp. 18-20.
@article{b81ca22883ef43b2b32c306ad594027a,
title = "Performance enhancement on an InGaP/InGaAs PHEMT with an electrophoretic deposition gate structure",
abstract = "Interesting pseudomorphic high electron mobility transistors using an electrophoretic deposition (EPD) approach are fabricated and studied. Due to the low-temperature deposited gate structure, the studied device exhibits enhanced performance with less thermal damages and improved Schottky contact properties by EPD approach. In comparison with a thermal evaporation (TE) device, the higher turn-on voltage, lower gate current, and lower interface state density are observed for the EPD device. For the gate dimension of 1×100 μm2 the EPD device shows the higher maximum drain saturation current of 242.2 (231.9) mA/mm and excellent maximum extrinsic transconductance of 151.6 (132.5) mS/mm at 300 (420) K. Besides, the EPD device presents a comparable RF performance as compared with the TE one. Due to the improved device performance and advantages of low cost, simple process, flexible deposition on varied substrate, and adjustable metal grain size, the reported EPD approach shows the promise for high-performance device applications.",
author = "Chen, {Chun Chia} and Huey-Ing Chen and Chou, {Po Cheng} and Liou, {Jian Kai} and Chiou, {Yung Jen} and Tsai, {Jung Hui} and Wen-Chau Liu",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/LED.2013.2288108",
language = "English",
volume = "35",
pages = "18--20",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Performance enhancement on an InGaP/InGaAs PHEMT with an electrophoretic deposition gate structure. / Chen, Chun Chia; Chen, Huey-Ing; Chou, Po Cheng; Liou, Jian Kai; Chiou, Yung Jen; Tsai, Jung Hui; Liu, Wen-Chau.

In: IEEE Electron Device Letters, Vol. 35, No. 1, 6670683, 01.01.2014, p. 18-20.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Performance enhancement on an InGaP/InGaAs PHEMT with an electrophoretic deposition gate structure

AU - Chen, Chun Chia

AU - Chen, Huey-Ing

AU - Chou, Po Cheng

AU - Liou, Jian Kai

AU - Chiou, Yung Jen

AU - Tsai, Jung Hui

AU - Liu, Wen-Chau

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Interesting pseudomorphic high electron mobility transistors using an electrophoretic deposition (EPD) approach are fabricated and studied. Due to the low-temperature deposited gate structure, the studied device exhibits enhanced performance with less thermal damages and improved Schottky contact properties by EPD approach. In comparison with a thermal evaporation (TE) device, the higher turn-on voltage, lower gate current, and lower interface state density are observed for the EPD device. For the gate dimension of 1×100 μm2 the EPD device shows the higher maximum drain saturation current of 242.2 (231.9) mA/mm and excellent maximum extrinsic transconductance of 151.6 (132.5) mS/mm at 300 (420) K. Besides, the EPD device presents a comparable RF performance as compared with the TE one. Due to the improved device performance and advantages of low cost, simple process, flexible deposition on varied substrate, and adjustable metal grain size, the reported EPD approach shows the promise for high-performance device applications.

AB - Interesting pseudomorphic high electron mobility transistors using an electrophoretic deposition (EPD) approach are fabricated and studied. Due to the low-temperature deposited gate structure, the studied device exhibits enhanced performance with less thermal damages and improved Schottky contact properties by EPD approach. In comparison with a thermal evaporation (TE) device, the higher turn-on voltage, lower gate current, and lower interface state density are observed for the EPD device. For the gate dimension of 1×100 μm2 the EPD device shows the higher maximum drain saturation current of 242.2 (231.9) mA/mm and excellent maximum extrinsic transconductance of 151.6 (132.5) mS/mm at 300 (420) K. Besides, the EPD device presents a comparable RF performance as compared with the TE one. Due to the improved device performance and advantages of low cost, simple process, flexible deposition on varied substrate, and adjustable metal grain size, the reported EPD approach shows the promise for high-performance device applications.

UR - http://www.scopus.com/inward/record.url?scp=84891556017&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84891556017&partnerID=8YFLogxK

U2 - 10.1109/LED.2013.2288108

DO - 10.1109/LED.2013.2288108

M3 - Article

AN - SCOPUS:84891556017

VL - 35

SP - 18

EP - 20

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 1

M1 - 6670683

ER -