Performance evaluation of priority buffer management in ATM switches

Hui-Tang Lin, Herman D. Hughes

Research output: Contribution to journalArticle

Abstract

In regard to switch design, the location of the buffer has a great impact on switch performance and transmission latency. Most research to date deals with a single buffer for each input1-3 or output port1-6. However, the real-time transmission may suffer long queuing delay because of the single First-In-First-Out (FIFO) queuing scheme. Furthermore, users cannot take advantage of available bandwidth when the utilization of the network is low, since they cannot exceed their initially allocated bandwidth. This paper presents a switching architecture to study the issue of multimedia traffic on ATM networks with varying priorities and time requirements. It also provides a methodology which allows unassigned bandwidth to be used and this is shown to enhance the network utilization. Our model is based on nonblocking switches with multiple output buffers for different priority traffic at each output port. Window selection, typically used to solve the problem of Head of Line (HOL) blocking in an input buffer switch, is applied in this study to give priority to real-time traffic. By combining window selection and multiple output buffers, the various requirements of QoS for different traffic are investigated. It is shown that this hybrid scheme can be used to increase the network utilization without causing an unacceptable delay to the real-time green cell. Simulation and analytical models are used to study the traffic delay.

Original languageEnglish
Pages (from-to)387-393
Number of pages7
JournalComputer Systems Science and Engineering
Volume12
Issue number6
Publication statusPublished - 1997 Nov 1

Fingerprint

ATM Switch
Buffer Management
Automatic teller machines
Performance Evaluation
Buffer
Switches
Traffic
Switch
Bandwidth
Queuing
Output
Real-time
Asynchronous transfer mode
ATM Networks
Telecommunication traffic
Requirements
Analytical models
Quality of service
Analytical Model
Multimedia

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Computer Science(all)

Cite this

@article{7f049e47eeba45c9baa0f3c7d40097cb,
title = "Performance evaluation of priority buffer management in ATM switches",
abstract = "In regard to switch design, the location of the buffer has a great impact on switch performance and transmission latency. Most research to date deals with a single buffer for each input1-3 or output port1-6. However, the real-time transmission may suffer long queuing delay because of the single First-In-First-Out (FIFO) queuing scheme. Furthermore, users cannot take advantage of available bandwidth when the utilization of the network is low, since they cannot exceed their initially allocated bandwidth. This paper presents a switching architecture to study the issue of multimedia traffic on ATM networks with varying priorities and time requirements. It also provides a methodology which allows unassigned bandwidth to be used and this is shown to enhance the network utilization. Our model is based on nonblocking switches with multiple output buffers for different priority traffic at each output port. Window selection, typically used to solve the problem of Head of Line (HOL) blocking in an input buffer switch, is applied in this study to give priority to real-time traffic. By combining window selection and multiple output buffers, the various requirements of QoS for different traffic are investigated. It is shown that this hybrid scheme can be used to increase the network utilization without causing an unacceptable delay to the real-time green cell. Simulation and analytical models are used to study the traffic delay.",
author = "Hui-Tang Lin and Hughes, {Herman D.}",
year = "1997",
month = "11",
day = "1",
language = "English",
volume = "12",
pages = "387--393",
journal = "Computer Systems Science and Engineering",
issn = "0267-6192",
publisher = "CRL Publishing",
number = "6",

}

Performance evaluation of priority buffer management in ATM switches. / Lin, Hui-Tang; Hughes, Herman D.

In: Computer Systems Science and Engineering, Vol. 12, No. 6, 01.11.1997, p. 387-393.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Performance evaluation of priority buffer management in ATM switches

AU - Lin, Hui-Tang

AU - Hughes, Herman D.

PY - 1997/11/1

Y1 - 1997/11/1

N2 - In regard to switch design, the location of the buffer has a great impact on switch performance and transmission latency. Most research to date deals with a single buffer for each input1-3 or output port1-6. However, the real-time transmission may suffer long queuing delay because of the single First-In-First-Out (FIFO) queuing scheme. Furthermore, users cannot take advantage of available bandwidth when the utilization of the network is low, since they cannot exceed their initially allocated bandwidth. This paper presents a switching architecture to study the issue of multimedia traffic on ATM networks with varying priorities and time requirements. It also provides a methodology which allows unassigned bandwidth to be used and this is shown to enhance the network utilization. Our model is based on nonblocking switches with multiple output buffers for different priority traffic at each output port. Window selection, typically used to solve the problem of Head of Line (HOL) blocking in an input buffer switch, is applied in this study to give priority to real-time traffic. By combining window selection and multiple output buffers, the various requirements of QoS for different traffic are investigated. It is shown that this hybrid scheme can be used to increase the network utilization without causing an unacceptable delay to the real-time green cell. Simulation and analytical models are used to study the traffic delay.

AB - In regard to switch design, the location of the buffer has a great impact on switch performance and transmission latency. Most research to date deals with a single buffer for each input1-3 or output port1-6. However, the real-time transmission may suffer long queuing delay because of the single First-In-First-Out (FIFO) queuing scheme. Furthermore, users cannot take advantage of available bandwidth when the utilization of the network is low, since they cannot exceed their initially allocated bandwidth. This paper presents a switching architecture to study the issue of multimedia traffic on ATM networks with varying priorities and time requirements. It also provides a methodology which allows unassigned bandwidth to be used and this is shown to enhance the network utilization. Our model is based on nonblocking switches with multiple output buffers for different priority traffic at each output port. Window selection, typically used to solve the problem of Head of Line (HOL) blocking in an input buffer switch, is applied in this study to give priority to real-time traffic. By combining window selection and multiple output buffers, the various requirements of QoS for different traffic are investigated. It is shown that this hybrid scheme can be used to increase the network utilization without causing an unacceptable delay to the real-time green cell. Simulation and analytical models are used to study the traffic delay.

UR - http://www.scopus.com/inward/record.url?scp=0031274484&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031274484&partnerID=8YFLogxK

M3 - Article

VL - 12

SP - 387

EP - 393

JO - Computer Systems Science and Engineering

JF - Computer Systems Science and Engineering

SN - 0267-6192

IS - 6

ER -