Pipelined VLSI with module structure design for discrete wavelet transforms

Ming Hwa Sheu, Shun Fa Cheng, Ming Der Shieh

Research output: Contribution to journalConference article

4 Citations (Scopus)

Abstract

This paper presents an efficient pipelined VLSI architecture for computing the Discrete Wavelet Transform. The features of the architecture are 1) lower hardware cost, 2) shorter latency, 3) simplex control, 4) regular structure for VLSI implementation and 5) higher output throughput rate. Under considering the precision of the transformed data, the architecture has been done accuracy analysis to determine the appropriate bit-width for fitting the hardware executions. Finally, all components in the architecture are well designed and simulated based on the accuracy requirement.

Original languageEnglish
Pages (from-to)352-355
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume4
Publication statusPublished - 1996 Jan 1
EventProceedings of the 1996 IEEE International Symposium on Circuits and Systems, ISCAS. Part 1 (of 4) - Atlanta, GA, USA
Duration: 1996 May 121996 May 15

Fingerprint

Discrete wavelet transforms
Hardware
Throughput
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{dedbbc96b05148108af93752ccbc57f1,
title = "Pipelined VLSI with module structure design for discrete wavelet transforms",
abstract = "This paper presents an efficient pipelined VLSI architecture for computing the Discrete Wavelet Transform. The features of the architecture are 1) lower hardware cost, 2) shorter latency, 3) simplex control, 4) regular structure for VLSI implementation and 5) higher output throughput rate. Under considering the precision of the transformed data, the architecture has been done accuracy analysis to determine the appropriate bit-width for fitting the hardware executions. Finally, all components in the architecture are well designed and simulated based on the accuracy requirement.",
author = "Sheu, {Ming Hwa} and Cheng, {Shun Fa} and Shieh, {Ming Der}",
year = "1996",
month = "1",
day = "1",
language = "English",
volume = "4",
pages = "352--355",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

Pipelined VLSI with module structure design for discrete wavelet transforms. / Sheu, Ming Hwa; Cheng, Shun Fa; Shieh, Ming Der.

In: Proceedings - IEEE International Symposium on Circuits and Systems, Vol. 4, 01.01.1996, p. 352-355.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Pipelined VLSI with module structure design for discrete wavelet transforms

AU - Sheu, Ming Hwa

AU - Cheng, Shun Fa

AU - Shieh, Ming Der

PY - 1996/1/1

Y1 - 1996/1/1

N2 - This paper presents an efficient pipelined VLSI architecture for computing the Discrete Wavelet Transform. The features of the architecture are 1) lower hardware cost, 2) shorter latency, 3) simplex control, 4) regular structure for VLSI implementation and 5) higher output throughput rate. Under considering the precision of the transformed data, the architecture has been done accuracy analysis to determine the appropriate bit-width for fitting the hardware executions. Finally, all components in the architecture are well designed and simulated based on the accuracy requirement.

AB - This paper presents an efficient pipelined VLSI architecture for computing the Discrete Wavelet Transform. The features of the architecture are 1) lower hardware cost, 2) shorter latency, 3) simplex control, 4) regular structure for VLSI implementation and 5) higher output throughput rate. Under considering the precision of the transformed data, the architecture has been done accuracy analysis to determine the appropriate bit-width for fitting the hardware executions. Finally, all components in the architecture are well designed and simulated based on the accuracy requirement.

UR - http://www.scopus.com/inward/record.url?scp=0029695937&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029695937&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029695937

VL - 4

SP - 352

EP - 355

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -