Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base

Chun Chuan Chi, Erik Jan Marinissen, Sandeep Kumar Goel, Cheng Wen Wu

Research output: Contribution to journalConference articlepeer-review

40 Citations (Scopus)

Abstract

Through-Silicon Vias (TSVs) enable high-density, low-latency, and low-power interconnects for system chips that consist of multiple dies. In "2.5D" Stacked ICs (2.5D-SICs), multiple dies without TSVs are stacked side-by-side on top of a passive silicon interposer base containing TSVs. In true 3D-SICs, multiple dies containing TSVs themselves are vertically stacked; one or multiple of such stacks are possibly placed on a passive silicon interposer. This paper proposes a post-bond test and design-for-test (DfT) strategy for 2.5D- and 3D-SICs containing a passive silicon interposer base. Functional interconnects in the interposer are reused as much as possible in order to keep the interposer cost low.

Original languageEnglish
Article number6139181
JournalProceedings - International Test Conference
DOIs
Publication statusPublished - 2011 Dec 1
EventInternational Test Conference 2011, ITC 2011 - Anaheim, CA, United States
Duration: 2011 Sep 182011 Sep 23

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint Dive into the research topics of 'Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base'. Together they form a unique fingerprint.

Cite this