TY - JOUR
T1 - Power-effective ROM-less DDFS Design Approach with High SFDR Performance
AU - Wang, Chua Chin
AU - Sulistiyanto, Nanang
AU - Shih, Hsiang Yu
AU - Lin, Yu Cheng
AU - Wang, Wei
N1 - Funding Information:
This investigation is partially supported by Ministry of Science and Technology, Taiwan, under grant MOST 107-2218-E-110-004- and 107-2221-E-006-232-. The authors would also like to express their deepest gratefulness to Chip Implementation Center of National Applied Research Laboratories, Taiwan, for their thoughtful chip fabrication service and EDA tool support.
Publisher Copyright:
© 2019, Springer Science+Business Media, LLC, part of Springer Nature.
PY - 2020/2/1
Y1 - 2020/2/1
N2 - A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.
AB - A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.
UR - http://www.scopus.com/inward/record.url?scp=85067278626&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85067278626&partnerID=8YFLogxK
U2 - 10.1007/s11265-019-01460-x
DO - 10.1007/s11265-019-01460-x
M3 - Article
AN - SCOPUS:85067278626
SN - 1939-8018
VL - 92
SP - 213
EP - 224
JO - Journal of Signal Processing Systems
JF - Journal of Signal Processing Systems
IS - 2
ER -