Power-effective ROM-less DDFS Design Approach with High SFDR Performance

Chua Chin Wang, Nanang Sulistiyanto, Hsiang Yu Shih, Yu-Cheng Lin, Wei Wang

Research output: Contribution to journalArticle

Abstract

A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.

Original languageEnglish
JournalJournal of Signal Processing Systems
DOIs
Publication statusPublished - 2019 Jan 1

Fingerprint

Frequency synthesizers
ROM
Dynamic Range
Field Programmable Gate Array
Parabolic Equation
Field programmable gate arrays (FPGA)
Clocks
Interpolation
Silicon
Deviation
Pipelines
Optimal Solution
Interpolate
Logic
Design
Coefficient
Experiment
Experiments

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Modelling and Simulation
  • Hardware and Architecture

Cite this

Wang, Chua Chin ; Sulistiyanto, Nanang ; Shih, Hsiang Yu ; Lin, Yu-Cheng ; Wang, Wei. / Power-effective ROM-less DDFS Design Approach with High SFDR Performance. In: Journal of Signal Processing Systems. 2019.
@article{6d0cfff52b50442fbbb27827a0455b77,
title = "Power-effective ROM-less DDFS Design Approach with High SFDR Performance",
abstract = "A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.",
author = "Wang, {Chua Chin} and Nanang Sulistiyanto and Shih, {Hsiang Yu} and Yu-Cheng Lin and Wei Wang",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/s11265-019-01460-x",
language = "English",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer New York",

}

Power-effective ROM-less DDFS Design Approach with High SFDR Performance. / Wang, Chua Chin; Sulistiyanto, Nanang; Shih, Hsiang Yu; Lin, Yu-Cheng; Wang, Wei.

In: Journal of Signal Processing Systems, 01.01.2019.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Power-effective ROM-less DDFS Design Approach with High SFDR Performance

AU - Wang, Chua Chin

AU - Sulistiyanto, Nanang

AU - Shih, Hsiang Yu

AU - Lin, Yu-Cheng

AU - Wang, Wei

PY - 2019/1/1

Y1 - 2019/1/1

N2 - A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.

AB - A ROM-less direct digital frequency synthesizer (DDFS) design approach based on interpolation schemes is proposed in this work. Besides achieving higher SFDR (spurious free dynamic range) and faster clock rate, detailed power estimation approach based on switching activity analysis of each logic sub-blocks is presented to explore the optimal solution. The parabolic equations with proper selection of coefficients and pipeline structure are utilized to enhance SFDR. A ROM-less DDFS using the proposed design approach is demonstrated by the physical implementation on Altera FPGA platform. The average SFDR is measured to be 68.4242 dBc with 1.1659 dBc deviation over 33 times of experiments. The measured SFDR is proved to outperform many previous DDFS works even if they were implemented on silicon.

UR - http://www.scopus.com/inward/record.url?scp=85067278626&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067278626&partnerID=8YFLogxK

U2 - 10.1007/s11265-019-01460-x

DO - 10.1007/s11265-019-01460-x

M3 - Article

AN - SCOPUS:85067278626

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

ER -