Power-efficient decoder implementation based on state transparent convolutional codes

Y. H. Shiau, H. Y. Yang, Pei-Yin Chen, S. G. Huang

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

In this study, a power-efficient very large-scale integration (VLSI) implementation for the convolutional code decoder is presented. Based on the state transparent convolutional code definition, the receiving codewords are classified into non-erroneous and erroneous segments separately. Different from the conventional Viterbi decoder (VD), the authors use a low-complexity decoder, denoted as bit reverse decoder, to recover the non-erroneous segments using reverse operation with a little power consumption and present the segment-based VD to decode the erroneous codeword segments. Then, the clock-gating technique is employed to switch between segment-based VD and bit reverse decoder for power saving. To further reduce the power consumption, the authors group registers into several segments in the survivor memory unit of the segment-based VD and also apply clock gating to each segment individually. According to the number of consecutive erroneous codeword segments, the corresponding numbers of register segments in the survivor memory unit are enabled and other register segments are clock-gated to reduce the switching activities. Besides, our design determines the start and terminal states of the survivor path to obtain correct results of erroneous segments without bit-error rate degradation. As compared with other decoders, our design requires less power without decreasing the decoding performance.

Original languageEnglish
Pages (from-to)227-234
Number of pages8
JournalIET Circuits, Devices and Systems
Volume6
Issue number4
DOIs
Publication statusPublished - 2012 Jul 1

Fingerprint

Convolutional codes
Clocks
Electric power utilization
Data storage equipment
VLSI circuits
Bit error rate
Decoding
Switches
Degradation

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

@article{127c6edf4a3d43fa82e907ff86a4c9a7,
title = "Power-efficient decoder implementation based on state transparent convolutional codes",
abstract = "In this study, a power-efficient very large-scale integration (VLSI) implementation for the convolutional code decoder is presented. Based on the state transparent convolutional code definition, the receiving codewords are classified into non-erroneous and erroneous segments separately. Different from the conventional Viterbi decoder (VD), the authors use a low-complexity decoder, denoted as bit reverse decoder, to recover the non-erroneous segments using reverse operation with a little power consumption and present the segment-based VD to decode the erroneous codeword segments. Then, the clock-gating technique is employed to switch between segment-based VD and bit reverse decoder for power saving. To further reduce the power consumption, the authors group registers into several segments in the survivor memory unit of the segment-based VD and also apply clock gating to each segment individually. According to the number of consecutive erroneous codeword segments, the corresponding numbers of register segments in the survivor memory unit are enabled and other register segments are clock-gated to reduce the switching activities. Besides, our design determines the start and terminal states of the survivor path to obtain correct results of erroneous segments without bit-error rate degradation. As compared with other decoders, our design requires less power without decreasing the decoding performance.",
author = "Shiau, {Y. H.} and Yang, {H. Y.} and Pei-Yin Chen and Huang, {S. G.}",
year = "2012",
month = "7",
day = "1",
doi = "10.1049/iet-cds.2011.0055",
language = "English",
volume = "6",
pages = "227--234",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "4",

}

Power-efficient decoder implementation based on state transparent convolutional codes. / Shiau, Y. H.; Yang, H. Y.; Chen, Pei-Yin; Huang, S. G.

In: IET Circuits, Devices and Systems, Vol. 6, No. 4, 01.07.2012, p. 227-234.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Power-efficient decoder implementation based on state transparent convolutional codes

AU - Shiau, Y. H.

AU - Yang, H. Y.

AU - Chen, Pei-Yin

AU - Huang, S. G.

PY - 2012/7/1

Y1 - 2012/7/1

N2 - In this study, a power-efficient very large-scale integration (VLSI) implementation for the convolutional code decoder is presented. Based on the state transparent convolutional code definition, the receiving codewords are classified into non-erroneous and erroneous segments separately. Different from the conventional Viterbi decoder (VD), the authors use a low-complexity decoder, denoted as bit reverse decoder, to recover the non-erroneous segments using reverse operation with a little power consumption and present the segment-based VD to decode the erroneous codeword segments. Then, the clock-gating technique is employed to switch between segment-based VD and bit reverse decoder for power saving. To further reduce the power consumption, the authors group registers into several segments in the survivor memory unit of the segment-based VD and also apply clock gating to each segment individually. According to the number of consecutive erroneous codeword segments, the corresponding numbers of register segments in the survivor memory unit are enabled and other register segments are clock-gated to reduce the switching activities. Besides, our design determines the start and terminal states of the survivor path to obtain correct results of erroneous segments without bit-error rate degradation. As compared with other decoders, our design requires less power without decreasing the decoding performance.

AB - In this study, a power-efficient very large-scale integration (VLSI) implementation for the convolutional code decoder is presented. Based on the state transparent convolutional code definition, the receiving codewords are classified into non-erroneous and erroneous segments separately. Different from the conventional Viterbi decoder (VD), the authors use a low-complexity decoder, denoted as bit reverse decoder, to recover the non-erroneous segments using reverse operation with a little power consumption and present the segment-based VD to decode the erroneous codeword segments. Then, the clock-gating technique is employed to switch between segment-based VD and bit reverse decoder for power saving. To further reduce the power consumption, the authors group registers into several segments in the survivor memory unit of the segment-based VD and also apply clock gating to each segment individually. According to the number of consecutive erroneous codeword segments, the corresponding numbers of register segments in the survivor memory unit are enabled and other register segments are clock-gated to reduce the switching activities. Besides, our design determines the start and terminal states of the survivor path to obtain correct results of erroneous segments without bit-error rate degradation. As compared with other decoders, our design requires less power without decreasing the decoding performance.

UR - http://www.scopus.com/inward/record.url?scp=84866524284&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866524284&partnerID=8YFLogxK

U2 - 10.1049/iet-cds.2011.0055

DO - 10.1049/iet-cds.2011.0055

M3 - Article

VL - 6

SP - 227

EP - 234

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 4

ER -