Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm

Chih Wei Liu, Le-Ren Chang-Chien

Research output: Contribution to journalArticle

Abstract

Adaptive voltage positioning (AVP) scheme is widely adopted in the high-load voltage regulation modules (VRMs) because it helps VRMs reducing almost half the number of output capacitors for the same design without using AVP. The AVP scheme is claimed to be optimal if its voltage transient behaviour is linear by tuning the current sensing parameter (Ri) to match the value of the output capacitor equivalent series resistor (ESR). In this study, a progressive waveform-shaping method is proposed to automatically achieve optimal AVP for the VRMs without manually setting the optimal Ri. Hence, as long as a proper ESR of the output capacitor is determined, VRM designers can use the least output capacitor numbers to obtain the optimal AVP waveform. The proposed method is especially appealing for the power integrated circuit application. The overall controller design was implemented by the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm manufacturing process. In the real implementation, an AVP-based buck converter was devised to perform 5 μs linear transient in response to the 10 A/5 μs load current step at 1.2 V output voltage. Test of the circuit shows that the AVP performance is comparable to those state of the art.

Original languageEnglish
Pages (from-to)2453-2460
Number of pages8
JournalIET Power Electronics
Volume9
Issue number13
DOIs
Publication statusPublished - 2016 Oct 26

Fingerprint

Power integrated circuits
Electric potential
Voltage control
Capacitors
Resistors
Tuning
Semiconductor materials

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{4070c4c725b1408ea70bff6e8ec813c9,
title = "Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm",
abstract = "Adaptive voltage positioning (AVP) scheme is widely adopted in the high-load voltage regulation modules (VRMs) because it helps VRMs reducing almost half the number of output capacitors for the same design without using AVP. The AVP scheme is claimed to be optimal if its voltage transient behaviour is linear by tuning the current sensing parameter (Ri) to match the value of the output capacitor equivalent series resistor (ESR). In this study, a progressive waveform-shaping method is proposed to automatically achieve optimal AVP for the VRMs without manually setting the optimal Ri. Hence, as long as a proper ESR of the output capacitor is determined, VRM designers can use the least output capacitor numbers to obtain the optimal AVP waveform. The proposed method is especially appealing for the power integrated circuit application. The overall controller design was implemented by the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm manufacturing process. In the real implementation, an AVP-based buck converter was devised to perform 5 μs linear transient in response to the 10 A/5 μs load current step at 1.2 V output voltage. Test of the circuit shows that the AVP performance is comparable to those state of the art.",
author = "Liu, {Chih Wei} and Le-Ren Chang-Chien",
year = "2016",
month = "10",
day = "26",
doi = "10.1049/iet-pel.2014.0936",
language = "English",
volume = "9",
pages = "2453--2460",
journal = "IET Power Electronics",
issn = "1755-4535",
publisher = "Institution of Engineering and Technology",
number = "13",

}

Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm. / Liu, Chih Wei; Chang-Chien, Le-Ren.

In: IET Power Electronics, Vol. 9, No. 13, 26.10.2016, p. 2453-2460.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Power integrated circuit implementation of optimal adaptive voltage positioning scheme using progressive waveform shaping algorithm

AU - Liu, Chih Wei

AU - Chang-Chien, Le-Ren

PY - 2016/10/26

Y1 - 2016/10/26

N2 - Adaptive voltage positioning (AVP) scheme is widely adopted in the high-load voltage regulation modules (VRMs) because it helps VRMs reducing almost half the number of output capacitors for the same design without using AVP. The AVP scheme is claimed to be optimal if its voltage transient behaviour is linear by tuning the current sensing parameter (Ri) to match the value of the output capacitor equivalent series resistor (ESR). In this study, a progressive waveform-shaping method is proposed to automatically achieve optimal AVP for the VRMs without manually setting the optimal Ri. Hence, as long as a proper ESR of the output capacitor is determined, VRM designers can use the least output capacitor numbers to obtain the optimal AVP waveform. The proposed method is especially appealing for the power integrated circuit application. The overall controller design was implemented by the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm manufacturing process. In the real implementation, an AVP-based buck converter was devised to perform 5 μs linear transient in response to the 10 A/5 μs load current step at 1.2 V output voltage. Test of the circuit shows that the AVP performance is comparable to those state of the art.

AB - Adaptive voltage positioning (AVP) scheme is widely adopted in the high-load voltage regulation modules (VRMs) because it helps VRMs reducing almost half the number of output capacitors for the same design without using AVP. The AVP scheme is claimed to be optimal if its voltage transient behaviour is linear by tuning the current sensing parameter (Ri) to match the value of the output capacitor equivalent series resistor (ESR). In this study, a progressive waveform-shaping method is proposed to automatically achieve optimal AVP for the VRMs without manually setting the optimal Ri. Hence, as long as a proper ESR of the output capacitor is determined, VRM designers can use the least output capacitor numbers to obtain the optimal AVP waveform. The proposed method is especially appealing for the power integrated circuit application. The overall controller design was implemented by the Taiwan semiconductor manufacturing company (TSMC) 0.18 μm manufacturing process. In the real implementation, an AVP-based buck converter was devised to perform 5 μs linear transient in response to the 10 A/5 μs load current step at 1.2 V output voltage. Test of the circuit shows that the AVP performance is comparable to those state of the art.

UR - http://www.scopus.com/inward/record.url?scp=84992520622&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84992520622&partnerID=8YFLogxK

U2 - 10.1049/iet-pel.2014.0936

DO - 10.1049/iet-pel.2014.0936

M3 - Article

AN - SCOPUS:84992520622

VL - 9

SP - 2453

EP - 2460

JO - IET Power Electronics

JF - IET Power Electronics

SN - 1755-4535

IS - 13

ER -