Preventing over-detection of acceptable faults for yield enhancement

Tong Y. Hsieh, Kuen-Jong Lee, Melvin A. Breuer

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Massive defects are predicted to exist in nanometer-scale chips due to process variation and quantum effects, resulting in the problem of low yields. By quantifying various attributes of erroneous yet acceptable behavior of faulty chips, error-tolerance seeks to improve the effective yield of IC products. One such attribute is error-rate. On the basis of error-rate estimation, previously a fault-oriented test methodology was proposed. Without violating the system error-rate constraint specified by the user, this methodology identifies a set of faults that can be ignored during testing, hence can lead to significant yield improvement. However, the problem of how to generate an appropriate set of test patterns that detect only unacceptable faults has not been addressed. In this paper we show that an ordinary ATPG procedure targeting unacceptable faults usually generates a test set that also detects a large number of acceptable faults, resulting in a significant degradation in achievable yield improvement. We thus propose a novel test pattern selection procedure and an output masking technique to address this problem. Experimental results show that by employing the proposed techniques, only a small number of acceptable faults are still detected. In many cases, the actual yield improvement approaches the predicted optimal value.

Original languageEnglish
Pages (from-to)185-193
Number of pages9
JournalInternational Journal of Electrical Engineering
Volume14
Issue number3
Publication statusPublished - 2007 Jun

Fingerprint

Degradation
Defects
Testing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{3d029c5f59c44a50b6d6c3c54ea54b25,
title = "Preventing over-detection of acceptable faults for yield enhancement",
abstract = "Massive defects are predicted to exist in nanometer-scale chips due to process variation and quantum effects, resulting in the problem of low yields. By quantifying various attributes of erroneous yet acceptable behavior of faulty chips, error-tolerance seeks to improve the effective yield of IC products. One such attribute is error-rate. On the basis of error-rate estimation, previously a fault-oriented test methodology was proposed. Without violating the system error-rate constraint specified by the user, this methodology identifies a set of faults that can be ignored during testing, hence can lead to significant yield improvement. However, the problem of how to generate an appropriate set of test patterns that detect only unacceptable faults has not been addressed. In this paper we show that an ordinary ATPG procedure targeting unacceptable faults usually generates a test set that also detects a large number of acceptable faults, resulting in a significant degradation in achievable yield improvement. We thus propose a novel test pattern selection procedure and an output masking technique to address this problem. Experimental results show that by employing the proposed techniques, only a small number of acceptable faults are still detected. In many cases, the actual yield improvement approaches the predicted optimal value.",
author = "Hsieh, {Tong Y.} and Kuen-Jong Lee and Breuer, {Melvin A.}",
year = "2007",
month = "6",
language = "English",
volume = "14",
pages = "185--193",
journal = "International Journal of Electrical Engineering",
issn = "1812-3031",
publisher = "Chinese Institute of Electrical Engineering",
number = "3",

}

Preventing over-detection of acceptable faults for yield enhancement. / Hsieh, Tong Y.; Lee, Kuen-Jong; Breuer, Melvin A.

In: International Journal of Electrical Engineering, Vol. 14, No. 3, 06.2007, p. 185-193.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Preventing over-detection of acceptable faults for yield enhancement

AU - Hsieh, Tong Y.

AU - Lee, Kuen-Jong

AU - Breuer, Melvin A.

PY - 2007/6

Y1 - 2007/6

N2 - Massive defects are predicted to exist in nanometer-scale chips due to process variation and quantum effects, resulting in the problem of low yields. By quantifying various attributes of erroneous yet acceptable behavior of faulty chips, error-tolerance seeks to improve the effective yield of IC products. One such attribute is error-rate. On the basis of error-rate estimation, previously a fault-oriented test methodology was proposed. Without violating the system error-rate constraint specified by the user, this methodology identifies a set of faults that can be ignored during testing, hence can lead to significant yield improvement. However, the problem of how to generate an appropriate set of test patterns that detect only unacceptable faults has not been addressed. In this paper we show that an ordinary ATPG procedure targeting unacceptable faults usually generates a test set that also detects a large number of acceptable faults, resulting in a significant degradation in achievable yield improvement. We thus propose a novel test pattern selection procedure and an output masking technique to address this problem. Experimental results show that by employing the proposed techniques, only a small number of acceptable faults are still detected. In many cases, the actual yield improvement approaches the predicted optimal value.

AB - Massive defects are predicted to exist in nanometer-scale chips due to process variation and quantum effects, resulting in the problem of low yields. By quantifying various attributes of erroneous yet acceptable behavior of faulty chips, error-tolerance seeks to improve the effective yield of IC products. One such attribute is error-rate. On the basis of error-rate estimation, previously a fault-oriented test methodology was proposed. Without violating the system error-rate constraint specified by the user, this methodology identifies a set of faults that can be ignored during testing, hence can lead to significant yield improvement. However, the problem of how to generate an appropriate set of test patterns that detect only unacceptable faults has not been addressed. In this paper we show that an ordinary ATPG procedure targeting unacceptable faults usually generates a test set that also detects a large number of acceptable faults, resulting in a significant degradation in achievable yield improvement. We thus propose a novel test pattern selection procedure and an output masking technique to address this problem. Experimental results show that by employing the proposed techniques, only a small number of acceptable faults are still detected. In many cases, the actual yield improvement approaches the predicted optimal value.

UR - http://www.scopus.com/inward/record.url?scp=34548267149&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548267149&partnerID=8YFLogxK

M3 - Article

VL - 14

SP - 185

EP - 193

JO - International Journal of Electrical Engineering

JF - International Journal of Electrical Engineering

SN - 1812-3031

IS - 3

ER -