Programmable system-on-chip for silicon prototyping

Chun Ming Huang, Chien Ming Wu, Chih Chyau Yang, Shih Lun Chen, Chi Shi Chen, Jiann Jenn Wang, Kuen-Jong Lee, Chin Long Wey

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

This paper presents a programmable system-on-chip (SoC) design methodology which integrates multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced by sharing a common SoC platform. In this implementation, an integrated SoC platform is comprised of eight SoC projects. When these eight SoC projects are designed separately, the total area is approximately 143.03 mm2, while the area of the integrated platform is about 24.43 mm2. The area reduction is significant, so is the fabrication cost. Once the integrated platform chip is fabricated, three programming schemes are carried out to allow the integrated chip to act as the individual SoC design projects. A test chip is designed and implemented using the TSMC 0.13-μm CMOS generic logic process technology.

Original languageEnglish
Article number4926187
Pages (from-to)830-838
Number of pages9
JournalIEEE Transactions on Industrial Electronics
Volume58
Issue number3
DOIs
Publication statusPublished - 2011 Mar 1

Fingerprint

Silicon
System-on-chip
Costs
Fabrication

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Huang, C. M., Wu, C. M., Yang, C. C., Chen, S. L., Chen, C. S., Wang, J. J., ... Wey, C. L. (2011). Programmable system-on-chip for silicon prototyping. IEEE Transactions on Industrial Electronics, 58(3), 830-838. [4926187]. https://doi.org/10.1109/TIE.2009.2022075
Huang, Chun Ming ; Wu, Chien Ming ; Yang, Chih Chyau ; Chen, Shih Lun ; Chen, Chi Shi ; Wang, Jiann Jenn ; Lee, Kuen-Jong ; Wey, Chin Long. / Programmable system-on-chip for silicon prototyping. In: IEEE Transactions on Industrial Electronics. 2011 ; Vol. 58, No. 3. pp. 830-838.
@article{1d7efc74b93b4a1082d5d373ae24a03f,
title = "Programmable system-on-chip for silicon prototyping",
abstract = "This paper presents a programmable system-on-chip (SoC) design methodology which integrates multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced by sharing a common SoC platform. In this implementation, an integrated SoC platform is comprised of eight SoC projects. When these eight SoC projects are designed separately, the total area is approximately 143.03 mm2, while the area of the integrated platform is about 24.43 mm2. The area reduction is significant, so is the fabrication cost. Once the integrated platform chip is fabricated, three programming schemes are carried out to allow the integrated chip to act as the individual SoC design projects. A test chip is designed and implemented using the TSMC 0.13-μm CMOS generic logic process technology.",
author = "Huang, {Chun Ming} and Wu, {Chien Ming} and Yang, {Chih Chyau} and Chen, {Shih Lun} and Chen, {Chi Shi} and Wang, {Jiann Jenn} and Kuen-Jong Lee and Wey, {Chin Long}",
year = "2011",
month = "3",
day = "1",
doi = "10.1109/TIE.2009.2022075",
language = "English",
volume = "58",
pages = "830--838",
journal = "IEEE Transactions on Industrial Electronics",
issn = "0278-0046",
publisher = "IEEE Industrial Electronics Society",
number = "3",

}

Huang, CM, Wu, CM, Yang, CC, Chen, SL, Chen, CS, Wang, JJ, Lee, K-J & Wey, CL 2011, 'Programmable system-on-chip for silicon prototyping', IEEE Transactions on Industrial Electronics, vol. 58, no. 3, 4926187, pp. 830-838. https://doi.org/10.1109/TIE.2009.2022075

Programmable system-on-chip for silicon prototyping. / Huang, Chun Ming; Wu, Chien Ming; Yang, Chih Chyau; Chen, Shih Lun; Chen, Chi Shi; Wang, Jiann Jenn; Lee, Kuen-Jong; Wey, Chin Long.

In: IEEE Transactions on Industrial Electronics, Vol. 58, No. 3, 4926187, 01.03.2011, p. 830-838.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Programmable system-on-chip for silicon prototyping

AU - Huang, Chun Ming

AU - Wu, Chien Ming

AU - Yang, Chih Chyau

AU - Chen, Shih Lun

AU - Chen, Chi Shi

AU - Wang, Jiann Jenn

AU - Lee, Kuen-Jong

AU - Wey, Chin Long

PY - 2011/3/1

Y1 - 2011/3/1

N2 - This paper presents a programmable system-on-chip (SoC) design methodology which integrates multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced by sharing a common SoC platform. In this implementation, an integrated SoC platform is comprised of eight SoC projects. When these eight SoC projects are designed separately, the total area is approximately 143.03 mm2, while the area of the integrated platform is about 24.43 mm2. The area reduction is significant, so is the fabrication cost. Once the integrated platform chip is fabricated, three programming schemes are carried out to allow the integrated chip to act as the individual SoC design projects. A test chip is designed and implemented using the TSMC 0.13-μm CMOS generic logic process technology.

AB - This paper presents a programmable system-on-chip (SoC) design methodology which integrates multiple heterogeneous SoC design projects into a single chip such that the total silicon prototyping cost for these projects can be greatly reduced by sharing a common SoC platform. In this implementation, an integrated SoC platform is comprised of eight SoC projects. When these eight SoC projects are designed separately, the total area is approximately 143.03 mm2, while the area of the integrated platform is about 24.43 mm2. The area reduction is significant, so is the fabrication cost. Once the integrated platform chip is fabricated, three programming schemes are carried out to allow the integrated chip to act as the individual SoC design projects. A test chip is designed and implemented using the TSMC 0.13-μm CMOS generic logic process technology.

UR - http://www.scopus.com/inward/record.url?scp=79951647293&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951647293&partnerID=8YFLogxK

U2 - 10.1109/TIE.2009.2022075

DO - 10.1109/TIE.2009.2022075

M3 - Article

VL - 58

SP - 830

EP - 838

JO - IEEE Transactions on Industrial Electronics

JF - IEEE Transactions on Industrial Electronics

SN - 0278-0046

IS - 3

M1 - 4926187

ER -

Huang CM, Wu CM, Yang CC, Chen SL, Chen CS, Wang JJ et al. Programmable system-on-chip for silicon prototyping. IEEE Transactions on Industrial Electronics. 2011 Mar 1;58(3):830-838. 4926187. https://doi.org/10.1109/TIE.2009.2022075