Abstract
To have real world-wide global computer networking, intercommunication between heterogeneous network architectures is the main issue to be resolved. Protocol converters are the kernel components for intercommunication between heterogeneous network architectures. To have correct protocol converters, formal methods should be applied in the design phase of protocol converters. Therefore, protocol conversion, which is the formal approach to deriving error-free protocol converters, has become an important issue for heterogeneous computer networking. By combining a protocol verification technique and a half-converter derivation method, this paper presents a half-converter derivation method using an Automatic Half-Converter Generator (AHCG). There are four main components in AHCG: a partitioning processor, a candidate converter generator, a logical error detector, and a final converter generator. Given two protocol specifications and a conversion specification which are formally specified in the Communicating Finite State Machine (CFSM) model, AHCG will generate the two error-free formal specifications of paired half-converters in the CFSM model.
| Original language | English |
|---|---|
| Pages (from-to) | 440-449 |
| Number of pages | 10 |
| Journal | Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering |
| Volume | 18 |
| Issue number | 5 |
| Publication status | Published - 1994 Sep 1 |
Fingerprint
All Science Journal Classification (ASJC) codes
- Engineering(all)
Cite this
}
Protocol half-converters derivation using the formal approach. / Huang, Chung-Ming; Chiang, Meng Shu; Lee, Shiun Wei; Yao, Yaw Wei.
In: Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering, Vol. 18, No. 5, 01.09.1994, p. 440-449.Research output: Contribution to journal › Article
TY - JOUR
T1 - Protocol half-converters derivation using the formal approach
AU - Huang, Chung-Ming
AU - Chiang, Meng Shu
AU - Lee, Shiun Wei
AU - Yao, Yaw Wei
PY - 1994/9/1
Y1 - 1994/9/1
N2 - To have real world-wide global computer networking, intercommunication between heterogeneous network architectures is the main issue to be resolved. Protocol converters are the kernel components for intercommunication between heterogeneous network architectures. To have correct protocol converters, formal methods should be applied in the design phase of protocol converters. Therefore, protocol conversion, which is the formal approach to deriving error-free protocol converters, has become an important issue for heterogeneous computer networking. By combining a protocol verification technique and a half-converter derivation method, this paper presents a half-converter derivation method using an Automatic Half-Converter Generator (AHCG). There are four main components in AHCG: a partitioning processor, a candidate converter generator, a logical error detector, and a final converter generator. Given two protocol specifications and a conversion specification which are formally specified in the Communicating Finite State Machine (CFSM) model, AHCG will generate the two error-free formal specifications of paired half-converters in the CFSM model.
AB - To have real world-wide global computer networking, intercommunication between heterogeneous network architectures is the main issue to be resolved. Protocol converters are the kernel components for intercommunication between heterogeneous network architectures. To have correct protocol converters, formal methods should be applied in the design phase of protocol converters. Therefore, protocol conversion, which is the formal approach to deriving error-free protocol converters, has become an important issue for heterogeneous computer networking. By combining a protocol verification technique and a half-converter derivation method, this paper presents a half-converter derivation method using an Automatic Half-Converter Generator (AHCG). There are four main components in AHCG: a partitioning processor, a candidate converter generator, a logical error detector, and a final converter generator. Given two protocol specifications and a conversion specification which are formally specified in the Communicating Finite State Machine (CFSM) model, AHCG will generate the two error-free formal specifications of paired half-converters in the CFSM model.
UR - http://www.scopus.com/inward/record.url?scp=0028515108&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0028515108&partnerID=8YFLogxK
M3 - Article
VL - 18
SP - 440
EP - 449
JO - Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering
JF - Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering
SN - 0255-6588
IS - 5
ER -