P3A: A partitionable parallel/pipeline architecture for real-time image processing

C. Thomas Gray; Wentai Liu; Thomas Hughes; Ralph Cavin; Sh shing Chen

P³A: A partitionable parallel/pipeline architecture for real-time image processing

C. Thomas Gray, Wentai Liu, Thomas Hughes, Ralph Cavin, Sh shing Chen

Department of Biomedical Engineering

Research output: Contribution to journal › Conference article › peer-review

2 Citations (Scopus)

Abstract

A high-performance partitionable parallel/pipeline architecture (P³A) that is capable of real-time image processing is discussed. The architecture consists of P disjoint pipes of L processors each, connected together through a novel wraparound memory. Many different problem classes, including shuffle-exchange, butterfly, and tree algorithms, can be easily mapped into P³A. The power of the architecture lies in its ability to exploit both the spatial and temporal aspects of concurrency balancing parallelism and pipelining.

Original language	English
Pages (from-to)	529-531
Number of pages	3
Journal	Proceedings - International Conference on Pattern Recognition
Volume	2
Publication status	Published - 1990
Event	Proceedings of the 10th International Conference on Pattern Recognition - Atlantic City, NJ, USA Duration: 1990 Jun 16 → 1990 Jun 21

All Science Journal Classification (ASJC) codes

Computer Vision and Pattern Recognition

Cite this

@article{cdacad2bca9f43dfa562eff121368df3,

title = "P3A: A partitionable parallel/pipeline architecture for real-time image processing",

abstract = "A high-performance partitionable parallel/pipeline architecture (P3A) that is capable of real-time image processing is discussed. The architecture consists of P disjoint pipes of L processors each, connected together through a novel wraparound memory. Many different problem classes, including shuffle-exchange, butterfly, and tree algorithms, can be easily mapped into P3A. The power of the architecture lies in its ability to exploit both the spatial and temporal aspects of concurrency balancing parallelism and pipelining.",

author = "Gray, {C. Thomas} and Wentai Liu and Thomas Hughes and Ralph Cavin and Chen, {Sh shing}",

year = "1990",

language = "English",

volume = "2",

pages = "529--531",

journal = "Proceedings - International Conference on Pattern Recognition",

issn = "1051-4651",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 10th International Conference on Pattern Recognition ; Conference date: 16-06-1990 Through 21-06-1990",

}

TY - JOUR

T1 - P3A

T2 - Proceedings of the 10th International Conference on Pattern Recognition

AU - Gray, C. Thomas

AU - Liu, Wentai

AU - Hughes, Thomas

AU - Cavin, Ralph

AU - Chen, Sh shing

PY - 1990

Y1 - 1990

N2 - A high-performance partitionable parallel/pipeline architecture (P3A) that is capable of real-time image processing is discussed. The architecture consists of P disjoint pipes of L processors each, connected together through a novel wraparound memory. Many different problem classes, including shuffle-exchange, butterfly, and tree algorithms, can be easily mapped into P3A. The power of the architecture lies in its ability to exploit both the spatial and temporal aspects of concurrency balancing parallelism and pipelining.

AB - A high-performance partitionable parallel/pipeline architecture (P3A) that is capable of real-time image processing is discussed. The architecture consists of P disjoint pipes of L processors each, connected together through a novel wraparound memory. Many different problem classes, including shuffle-exchange, butterfly, and tree algorithms, can be easily mapped into P3A. The power of the architecture lies in its ability to exploit both the spatial and temporal aspects of concurrency balancing parallelism and pipelining.

UR - http://www.scopus.com/inward/record.url?scp=0025543658&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025543658&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0025543658

SN - 1051-4651

VL - 2

SP - 529

EP - 531

JO - Proceedings - International Conference on Pattern Recognition

JF - Proceedings - International Conference on Pattern Recognition

Y2 - 16 June 1990 through 21 June 1990

ER -

P³A: A partitionable parallel/pipeline architecture for real-time image processing

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this