Reconfigurable architecture for entropy decoding and inverse transform in H.264

Chia Cheng Lo, Shang Ta Tsai, Ming-Der Shieh

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Reconfigurable hardware is an effective design option for dealing with the increasing demands of flexibility and computation power in system design. This paper explores techniques to combine the two entropy decoding methods defined in the H.264 standard, context-based adaptive binary arithmetic coding (CABAC) and context-based adaptive variable length coding (CAVLC), using a coarse-grain reconfigurable architecture. An analyzing of the similarities and differences between these two decoding processes shows that CAVLC can be effectively merged into a CABAC decoder. Experimental results show that about 1.5K gates can be saved using the proposed reconfigurable cell (RC) architecture, which corresponds to a 25.4% area savings in the implementation of the CAVLC decoder. Using the idle time in RC arrays, the base cell can be extended to carry out the inverse transform with very limited overhead. The proposed entropy decoder design, which operates at 66 MHz, can decode video sequences at Baseline and Main profiles at Level 3.0 under the real-time constraint.

Original languageEnglish
Article number5606311
Pages (from-to)1670-1676
Number of pages7
JournalIEEE Transactions on Consumer Electronics
Volume56
Issue number3
DOIs
Publication statusPublished - 2010 Aug 1

Fingerprint

Reconfigurable architectures
Inverse transforms
Decoding
Entropy
Reconfigurable hardware
Systems analysis

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

@article{1e19fb749aff45bdaa9fe6d9b63ba5ea,
title = "Reconfigurable architecture for entropy decoding and inverse transform in H.264",
abstract = "Reconfigurable hardware is an effective design option for dealing with the increasing demands of flexibility and computation power in system design. This paper explores techniques to combine the two entropy decoding methods defined in the H.264 standard, context-based adaptive binary arithmetic coding (CABAC) and context-based adaptive variable length coding (CAVLC), using a coarse-grain reconfigurable architecture. An analyzing of the similarities and differences between these two decoding processes shows that CAVLC can be effectively merged into a CABAC decoder. Experimental results show that about 1.5K gates can be saved using the proposed reconfigurable cell (RC) architecture, which corresponds to a 25.4{\%} area savings in the implementation of the CAVLC decoder. Using the idle time in RC arrays, the base cell can be extended to carry out the inverse transform with very limited overhead. The proposed entropy decoder design, which operates at 66 MHz, can decode video sequences at Baseline and Main profiles at Level 3.0 under the real-time constraint.",
author = "Lo, {Chia Cheng} and Tsai, {Shang Ta} and Ming-Der Shieh",
year = "2010",
month = "8",
day = "1",
doi = "10.1109/TCE.2010.5606311",
language = "English",
volume = "56",
pages = "1670--1676",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

Reconfigurable architecture for entropy decoding and inverse transform in H.264. / Lo, Chia Cheng; Tsai, Shang Ta; Shieh, Ming-Der.

In: IEEE Transactions on Consumer Electronics, Vol. 56, No. 3, 5606311, 01.08.2010, p. 1670-1676.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Reconfigurable architecture for entropy decoding and inverse transform in H.264

AU - Lo, Chia Cheng

AU - Tsai, Shang Ta

AU - Shieh, Ming-Der

PY - 2010/8/1

Y1 - 2010/8/1

N2 - Reconfigurable hardware is an effective design option for dealing with the increasing demands of flexibility and computation power in system design. This paper explores techniques to combine the two entropy decoding methods defined in the H.264 standard, context-based adaptive binary arithmetic coding (CABAC) and context-based adaptive variable length coding (CAVLC), using a coarse-grain reconfigurable architecture. An analyzing of the similarities and differences between these two decoding processes shows that CAVLC can be effectively merged into a CABAC decoder. Experimental results show that about 1.5K gates can be saved using the proposed reconfigurable cell (RC) architecture, which corresponds to a 25.4% area savings in the implementation of the CAVLC decoder. Using the idle time in RC arrays, the base cell can be extended to carry out the inverse transform with very limited overhead. The proposed entropy decoder design, which operates at 66 MHz, can decode video sequences at Baseline and Main profiles at Level 3.0 under the real-time constraint.

AB - Reconfigurable hardware is an effective design option for dealing with the increasing demands of flexibility and computation power in system design. This paper explores techniques to combine the two entropy decoding methods defined in the H.264 standard, context-based adaptive binary arithmetic coding (CABAC) and context-based adaptive variable length coding (CAVLC), using a coarse-grain reconfigurable architecture. An analyzing of the similarities and differences between these two decoding processes shows that CAVLC can be effectively merged into a CABAC decoder. Experimental results show that about 1.5K gates can be saved using the proposed reconfigurable cell (RC) architecture, which corresponds to a 25.4% area savings in the implementation of the CAVLC decoder. Using the idle time in RC arrays, the base cell can be extended to carry out the inverse transform with very limited overhead. The proposed entropy decoder design, which operates at 66 MHz, can decode video sequences at Baseline and Main profiles at Level 3.0 under the real-time constraint.

UR - http://www.scopus.com/inward/record.url?scp=78149237561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78149237561&partnerID=8YFLogxK

U2 - 10.1109/TCE.2010.5606311

DO - 10.1109/TCE.2010.5606311

M3 - Article

VL - 56

SP - 1670

EP - 1676

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 3

M1 - 5606311

ER -