Reconfigurable homogenous multi-core FFT processor architectures for hybrid SISO/MIMO OFDM wireless communications

Chin Long Wey, Shin Yo Lin, Pei Yun Tsai, Ming Der Shieh

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


Multi-core processors have been attracting a great deal of attention. In the domain of signal processing for communications, the current trends toward rapidly evolving standards and formats, and toward algorithms adaptive to dynamic factors in the environment, require programmable solutions that possess both algorithm flexibility and low implementation complexity. Reconfigurable architectures have demonstrated better tradeoffs between algorithm flexibility, implementation complexity, and energy efficiency. This paper presents a reconfigurable homogeneous memory-based FFT processor (MBFFT) architecture integrated in a single chip to provide hybrid SISO/MIMO OFDM wireless communication systems. For example, a reconfigurable MBFFT processor with eight processing elements (PEs) can be configured for one DVB-T/H with N=8192 and two 802.11n with N=128. The reconfigurable processors can perfectly fit the applications of Software Defined Radio (SDR) which requires more hardware flexibility.

Original languageEnglish
Pages (from-to)1530-1539
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number7
Publication statusPublished - 2011 Jul

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Reconfigurable homogenous multi-core FFT processor architectures for hybrid SISO/MIMO OFDM wireless communications'. Together they form a unique fingerprint.

Cite this