Reducing test application time by scan flip-flops sharing

S. C. Chang, K. J. Lee, Z. Z. Wu, W. B. Jone

Research output: Contribution to journalArticlepeer-review

7 Citations (Scopus)


The test application time is reduced while preserving the test quality or the fault coverage for circuit testing. The goal is achieved by reducing the number of scan flip-flops required for a scan-based design, and the basic procedure is to look for groups of 's-independent inputs'. The s-independent inputs in a group have the property that, when these inputs are combined together to share a scan flip-flop, the originally detectable faults are still detectable under the new scan structure. Though the number of test vectors may slightly increase, this can be offset by the significant reduction in the scan test width. Thus, the goal of test time reduction for scan test can be accomplished. For circuits which have few s-independent inputs, bypass storage cells are added to increase the s-independencies among all inputs. Experiments have been performed on MCNC benchmarks and the results are good. Several benchmark circuits have shown more than 90% of test time reduction.

Original languageEnglish
Pages (from-to)42-48
Number of pages7
JournalIEE Proceedings: Computers and Digital Techniques
Issue number1
Publication statusPublished - 2000

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics


Dive into the research topics of 'Reducing test application time by scan flip-flops sharing'. Together they form a unique fingerprint.

Cite this