RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization

Liang Chi Chen, Shu Qi Yu, Chien Chung Ho, Yuan Hao Chang, Da Wei Chang, Wei Chen Wang, Yu Ming Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM DPU, was proposed in 2019, lots of encouraging results show that the UPMEM DPU architecture helps many data-intensive applications to get rid of the von-Neumann bottleneck. To better understand the constraints and capability of UPMEM DPU, the RNA sequences quantification application, kallisto [3], is chosen as the case study and used to show the design tradeoffs and design considerations that should be paid attention to. To achieve this objective, a DPU-based kallisto, named D_kallisto, is presented to resolve the design challenges caused by both the software/hardware constraints of DPUs and programming constraints over the DPU system. A series of experiments was built and conducted to evaluate the capability of our proposed D_kallisto with adopting different mechanisms and policies. Through the presented analysis and comparison, this work can help the community to understand the real concerns on designing and developing DPU programs.

Original languageEnglish
Title of host publicationProceedings - 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2022
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages26-32
Number of pages7
ISBN (Electronic)9781665450782
DOIs
Publication statusPublished - 2022
Event11th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2022 - Taipei, Taiwan
Duration: 2022 Aug 232022 Aug 25

Publication series

NameProceedings - 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2022

Conference

Conference11th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2022
Country/TerritoryTaiwan
CityTaipei
Period22-08-2322-08-25

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization'. Together they form a unique fingerprint.

Cite this