Routing-efficient implementation of an internal-response-based BIST architecture

Wei Cheng Lien, Tong Yu Hsieh, Kuen-Jong Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Recently internal-response-based BIST techniques are proposed. By using internal circuit responses to directly generate test patterns, these techniques can significantly reduce or even eliminate storage requirement for test data. For these techniques, appropriate routing of the circuit internal nets to the BIST circuitry is crucial for minimizing the required area overhead and the induced performance impact. In this paper, an efficient net sharing algorithm together with special response decompressor hardware is proposed to minimize the total number of required internal nets for an internal-response-based BIST scheme. Experimental results show that on average 3.24% of nets and 2.83% area overhead of the response decompressors are sufficient to achieve complete fault coverage for ISCAS'85 circuits.

Original languageEnglish
Title of host publication2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers
DOIs
Publication statusPublished - 2012 Jul 25
Event2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Hsinchu, Taiwan
Duration: 2012 Apr 232012 Apr 25

Publication series

Name2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

Other

Other2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012
CountryTaiwan
CityHsinchu
Period12-04-2312-04-25

Fingerprint

Built-in self test
Networks (circuits)
Hardware

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Lien, W. C., Hsieh, T. Y., & Lee, K-J. (2012). Routing-efficient implementation of an internal-response-based BIST architecture. In 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers [6212622] (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers). https://doi.org/10.1109/VLSI-DAT.2012.6212622
Lien, Wei Cheng ; Hsieh, Tong Yu ; Lee, Kuen-Jong. / Routing-efficient implementation of an internal-response-based BIST architecture. 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers).
@inproceedings{b0e77347b47e4e33be0331a84634a86e,
title = "Routing-efficient implementation of an internal-response-based BIST architecture",
abstract = "Recently internal-response-based BIST techniques are proposed. By using internal circuit responses to directly generate test patterns, these techniques can significantly reduce or even eliminate storage requirement for test data. For these techniques, appropriate routing of the circuit internal nets to the BIST circuitry is crucial for minimizing the required area overhead and the induced performance impact. In this paper, an efficient net sharing algorithm together with special response decompressor hardware is proposed to minimize the total number of required internal nets for an internal-response-based BIST scheme. Experimental results show that on average 3.24{\%} of nets and 2.83{\%} area overhead of the response decompressors are sufficient to achieve complete fault coverage for ISCAS'85 circuits.",
author = "Lien, {Wei Cheng} and Hsieh, {Tong Yu} and Kuen-Jong Lee",
year = "2012",
month = "7",
day = "25",
doi = "10.1109/VLSI-DAT.2012.6212622",
language = "English",
isbn = "9781457720819",
series = "2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers",
booktitle = "2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers",

}

Lien, WC, Hsieh, TY & Lee, K-J 2012, Routing-efficient implementation of an internal-response-based BIST architecture. in 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers., 6212622, 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers, 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012, Hsinchu, Taiwan, 12-04-23. https://doi.org/10.1109/VLSI-DAT.2012.6212622

Routing-efficient implementation of an internal-response-based BIST architecture. / Lien, Wei Cheng; Hsieh, Tong Yu; Lee, Kuen-Jong.

2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. 6212622 (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Routing-efficient implementation of an internal-response-based BIST architecture

AU - Lien, Wei Cheng

AU - Hsieh, Tong Yu

AU - Lee, Kuen-Jong

PY - 2012/7/25

Y1 - 2012/7/25

N2 - Recently internal-response-based BIST techniques are proposed. By using internal circuit responses to directly generate test patterns, these techniques can significantly reduce or even eliminate storage requirement for test data. For these techniques, appropriate routing of the circuit internal nets to the BIST circuitry is crucial for minimizing the required area overhead and the induced performance impact. In this paper, an efficient net sharing algorithm together with special response decompressor hardware is proposed to minimize the total number of required internal nets for an internal-response-based BIST scheme. Experimental results show that on average 3.24% of nets and 2.83% area overhead of the response decompressors are sufficient to achieve complete fault coverage for ISCAS'85 circuits.

AB - Recently internal-response-based BIST techniques are proposed. By using internal circuit responses to directly generate test patterns, these techniques can significantly reduce or even eliminate storage requirement for test data. For these techniques, appropriate routing of the circuit internal nets to the BIST circuitry is crucial for minimizing the required area overhead and the induced performance impact. In this paper, an efficient net sharing algorithm together with special response decompressor hardware is proposed to minimize the total number of required internal nets for an internal-response-based BIST scheme. Experimental results show that on average 3.24% of nets and 2.83% area overhead of the response decompressors are sufficient to achieve complete fault coverage for ISCAS'85 circuits.

UR - http://www.scopus.com/inward/record.url?scp=84864028224&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84864028224&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT.2012.6212622

DO - 10.1109/VLSI-DAT.2012.6212622

M3 - Conference contribution

AN - SCOPUS:84864028224

SN - 9781457720819

T3 - 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

BT - 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers

ER -

Lien WC, Hsieh TY, Lee K-J. Routing-efficient implementation of an internal-response-based BIST architecture. In 2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers. 2012. 6212622. (2012 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2012 - Proceedings of Technical Papers). https://doi.org/10.1109/VLSI-DAT.2012.6212622