Skip to main navigation Skip to search Skip to main content

SAINT: Handling module folding and alignment in fixed-outline floorplans for 3D ICs

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Three-dimensional integrated circuits (3D ICs) offer significant improvements over two-dimensional circuits in several aspects. Classic 3D floorplanning algorithm places each module at one single die. However, power consumption and wirelength of a 3D IC may be further reduced if it contains folding modules or stack modules such as stack memory. Hence, this paper proposes a fixed-outline 3D floorplanning algorithm which can simultaneously handle different kinds of modules such as soft modules, hard modules, folding modules, and stack modules. In order to maintain the shape of a 3D module, our algorithm aligns the sub-modules of a folding (or stack) module such that they have identical coordinates in respective dies. Experimental results have demonstrated efficiency and effectiveness of our approach even in large benchmarks such as IBM circuits.

Original languageEnglish
Title of host publication2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450344661
DOIs
Publication statusPublished - 2016 Nov 7
Event35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016 - Austin, United States
Duration: 2016 Nov 72016 Nov 10

Publication series

NameIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Volume07-10-November-2016
ISSN (Print)1092-3152

Other

Other35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
Country/TerritoryUnited States
CityAustin
Period16-11-0716-11-10

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Fingerprint

Dive into the research topics of 'SAINT: Handling module folding and alignment in fixed-outline floorplans for 3D ICs'. Together they form a unique fingerprint.

Cite this