Silicon germanium FinFET device physics, process integration and modeling considerations (invited)

Darsen Lu, Pierre Morin, Bhagawan Sahu, Terence B. Hook, Pouya Hashemi, Andreas Scholze, Bomsoo Kim, Pranita Kerber, Ali Khakifirooz, Phil Oldiges, Ken Rim, Bruce Doris

Research output: Contribution to journalConference articlepeer-review

11 Citations (Scopus)

Abstract

We introduce SiGe FinFET device physics, process integration, and modeling considerations. Germanium is know to have a higher hole mobility than silicon. Enhancement of hole velocity due to lattice mismatch strain in SiGe epitaxy layers is significant. In addition, uniaxial stress is beneficial for device performance. Transformation of biaxial to uniaxial stress naturally occurs when SiGe film is etched into stripes. Furthermore, control of MOSFET threshold voltage by adjusting the SiGe-channel germanium content is possible. On the other hand, SiGe processing challenges include the elimination of interface trap states at the gate dielectric interface, fast diffusion of n-type dopants, and defects in stress relaxed buffer and critical thickness limitations. Band-to-band tunneling sets a lower bound to device static leakage current.

Original languageEnglish
Pages (from-to)337-345
Number of pages9
JournalECS Transactions
Volume64
Issue number6
DOIs
Publication statusPublished - 2014
Event6th SiGe, Ge, and Related Compounds: Materials, Processing and Devices Symposium - 2014 ECS and SMEQ Joint International Meeting - Cancun, Mexico
Duration: 2014 Oct 52014 Oct 9

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Silicon germanium FinFET device physics, process integration and modeling considerations (invited)'. Together they form a unique fingerprint.

Cite this