Simulation-based study of high-density SRAM voltage scaling enabled by inserted-oxide FinFET technology

Yi Ting Wu, Fei Ding, Daniel Connelly, Meng-Hsueh Chiang, Jone-Fang Chen, Tsu Jae King Liu

Research output: Contribution to journalArticle

Abstract

A scheme for precisely adjusting the drive strength of an inserted-oxide FinFET (iFinFET) comprising two nanowire (NW) channel regions that are separated by a thin oxide layer, to enhance the manufacturing yield of a minimally sized six-transistor static random access memory (6T-SRAM) cell, is investigated in this paper. The 3-D process simulations show that the upper NW channel region can be selectively rendered nonconducting by dopant ion implantation followed by thermal annealing so that its threshold voltage is greater than the supply voltage (VDD). Furthermore, the position of the inserted-oxide layer can be adjusted to balance the tradeoff between the read stability and write-ability to achieve the lowest minimum cell operating voltage (Vmin). Using a compact transistor model calibrated to 3-D device simulations, doped iFinFET technology is projected to enable Vmin of a minimally sized 6T-SRAM cell to be substantially lower than VDD, eliminating the need for write-assist circuitry and lowering power consumption.

Original languageEnglish
Article number8661752
Pages (from-to)1754-1759
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume66
Issue number4
DOIs
Publication statusPublished - 2019 Apr 1

Fingerprint

Static random access storage
Oxides
Nanowires
Transistors
Electric potential
Threshold voltage
Ion implantation
Electric power utilization
Doping (additives)
Annealing
Data storage equipment
FinFET
Voltage scaling

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

@article{4cda1dbf148543b08faa8db1a593c359,
title = "Simulation-based study of high-density SRAM voltage scaling enabled by inserted-oxide FinFET technology",
abstract = "A scheme for precisely adjusting the drive strength of an inserted-oxide FinFET (iFinFET) comprising two nanowire (NW) channel regions that are separated by a thin oxide layer, to enhance the manufacturing yield of a minimally sized six-transistor static random access memory (6T-SRAM) cell, is investigated in this paper. The 3-D process simulations show that the upper NW channel region can be selectively rendered nonconducting by dopant ion implantation followed by thermal annealing so that its threshold voltage is greater than the supply voltage (VDD). Furthermore, the position of the inserted-oxide layer can be adjusted to balance the tradeoff between the read stability and write-ability to achieve the lowest minimum cell operating voltage (Vmin). Using a compact transistor model calibrated to 3-D device simulations, doped iFinFET technology is projected to enable Vmin of a minimally sized 6T-SRAM cell to be substantially lower than VDD, eliminating the need for write-assist circuitry and lowering power consumption.",
author = "Wu, {Yi Ting} and Fei Ding and Daniel Connelly and Meng-Hsueh Chiang and Jone-Fang Chen and Liu, {Tsu Jae King}",
year = "2019",
month = "4",
day = "1",
doi = "10.1109/TED.2019.2900921",
language = "English",
volume = "66",
pages = "1754--1759",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

Simulation-based study of high-density SRAM voltage scaling enabled by inserted-oxide FinFET technology. / Wu, Yi Ting; Ding, Fei; Connelly, Daniel; Chiang, Meng-Hsueh; Chen, Jone-Fang; Liu, Tsu Jae King.

In: IEEE Transactions on Electron Devices, Vol. 66, No. 4, 8661752, 01.04.2019, p. 1754-1759.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Simulation-based study of high-density SRAM voltage scaling enabled by inserted-oxide FinFET technology

AU - Wu, Yi Ting

AU - Ding, Fei

AU - Connelly, Daniel

AU - Chiang, Meng-Hsueh

AU - Chen, Jone-Fang

AU - Liu, Tsu Jae King

PY - 2019/4/1

Y1 - 2019/4/1

N2 - A scheme for precisely adjusting the drive strength of an inserted-oxide FinFET (iFinFET) comprising two nanowire (NW) channel regions that are separated by a thin oxide layer, to enhance the manufacturing yield of a minimally sized six-transistor static random access memory (6T-SRAM) cell, is investigated in this paper. The 3-D process simulations show that the upper NW channel region can be selectively rendered nonconducting by dopant ion implantation followed by thermal annealing so that its threshold voltage is greater than the supply voltage (VDD). Furthermore, the position of the inserted-oxide layer can be adjusted to balance the tradeoff between the read stability and write-ability to achieve the lowest minimum cell operating voltage (Vmin). Using a compact transistor model calibrated to 3-D device simulations, doped iFinFET technology is projected to enable Vmin of a minimally sized 6T-SRAM cell to be substantially lower than VDD, eliminating the need for write-assist circuitry and lowering power consumption.

AB - A scheme for precisely adjusting the drive strength of an inserted-oxide FinFET (iFinFET) comprising two nanowire (NW) channel regions that are separated by a thin oxide layer, to enhance the manufacturing yield of a minimally sized six-transistor static random access memory (6T-SRAM) cell, is investigated in this paper. The 3-D process simulations show that the upper NW channel region can be selectively rendered nonconducting by dopant ion implantation followed by thermal annealing so that its threshold voltage is greater than the supply voltage (VDD). Furthermore, the position of the inserted-oxide layer can be adjusted to balance the tradeoff between the read stability and write-ability to achieve the lowest minimum cell operating voltage (Vmin). Using a compact transistor model calibrated to 3-D device simulations, doped iFinFET technology is projected to enable Vmin of a minimally sized 6T-SRAM cell to be substantially lower than VDD, eliminating the need for write-assist circuitry and lowering power consumption.

UR - http://www.scopus.com/inward/record.url?scp=85063226191&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063226191&partnerID=8YFLogxK

U2 - 10.1109/TED.2019.2900921

DO - 10.1109/TED.2019.2900921

M3 - Article

AN - SCOPUS:85063226191

VL - 66

SP - 1754

EP - 1759

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 4

M1 - 8661752

ER -