Structure-based specification-constrained test frequency generation for linear analog circuits

Soon-Jyh Chang, Chung Len Lee, Jwu E. Chen

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, an approach to generating the sinusoidal stimulus of the right frequency of a linear analog circuit for testing circuit parameter faults under the constraints of the specifications of the circuit under test (CUT) is presented. This approach considers tolerance bounds due to fabrication process fluctuations of tested parameters using a statistical model and maps them to an accepted region of the observed signature of the CUT. The generated test stimulus is derived based on a proposed testing confidence level. Test generation procedures for both the monotonic and non-monotonic relationships between the signature and the parameter are proposed and demonstrated. The procedures are applied to a continuous time state-variable filter example circuit to show the effectiveness of the methodology.

Original languageEnglish
Pages (from-to)637-651
Number of pages15
JournalJournal of Information Science and Engineering
Volume19
Issue number4
Publication statusPublished - 2003 Jul 1

All Science Journal Classification (ASJC) codes

  • Software
  • Human-Computer Interaction
  • Hardware and Architecture
  • Library and Information Sciences
  • Computational Theory and Mathematics

Fingerprint Dive into the research topics of 'Structure-based specification-constrained test frequency generation for linear analog circuits'. Together they form a unique fingerprint.

Cite this