This study presents a capacitor energising transient limiter (CETL) with a half-wave rectifying compensating voltage system. The proposed CETL provides a transient inductance to restrain capacitor energising transients at the instant of energisation. After completing the restraint, the limiter provides zero impedance based on the compensating voltage principle, and the capacitor seems to be connected directly to the system voltage source without requiring any control. Therefore in the steady state the capacitor current and voltage waveforms are undistorted, and no voltage rise occurs across the capacitor terminals. Further, this study offers a comparison of the levels of the total harmonic distortion (THD) in the capacitor voltage and current that occurs when different kinds of compensating voltage systems are used, and the relationship between THD and the resistance of the limiting reactor for the proposed CETL is simulated and discussed. In addition, this study also discusses that when the proposed CETL is applied to the low-voltage (LV) capacitor, voltage magnification appears on the capacitor because of the switching of the high-voltage (HV) utility capacitor. During the study period, a single-phase 220 V 0.9 kVAR capacitor was developed for demonstration, and the proposed method is verified by theory, in simulated results, and in field tests.
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering