Synthesis of self-timed circuits without state assignment

Wei Kuo Chia, Yau-Hwang Kuo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Based on the work of T. A. Chu (1986) and T. H. Meng (1989), the authors develop a new deterministic synthesis algorithm that directly synthesizes a self-timed circuit from an STG by means of dynamic behavior analysis. An STG model is used to describe circuit behavior as discussed by Chu and Meng. The self-timed circuit is an asynchronous circuit scheme whose circuit behavior is speed-independent or delay-insensitive, that is, the circuit behavior is independent of the delay of the constituent physical components.

Original languageEnglish
Title of host publication90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90
PublisherPubl by IEEE
Pages528-531
Number of pages4
ISBN (Print)0879425563
Publication statusPublished - 1990
Event1990 IEEE Region 10 Conference on Computer and Communication Systems - IEEE TENCON '90 - Hong Kong
Duration: 1990 Sep 241990 Sep 27

Other

Other1990 IEEE Region 10 Conference on Computer and Communication Systems - IEEE TENCON '90
CityHong Kong
Period90-09-2490-09-27

Fingerprint

State assignment
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Chia, W. K., & Kuo, Y-H. (1990). Synthesis of self-timed circuits without state assignment. In 90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90 (pp. 528-531). Publ by IEEE.
Chia, Wei Kuo ; Kuo, Yau-Hwang. / Synthesis of self-timed circuits without state assignment. 90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90. Publ by IEEE, 1990. pp. 528-531
@inproceedings{4c23c61af299416fa7d4dce680b5c912,
title = "Synthesis of self-timed circuits without state assignment",
abstract = "Based on the work of T. A. Chu (1986) and T. H. Meng (1989), the authors develop a new deterministic synthesis algorithm that directly synthesizes a self-timed circuit from an STG by means of dynamic behavior analysis. An STG model is used to describe circuit behavior as discussed by Chu and Meng. The self-timed circuit is an asynchronous circuit scheme whose circuit behavior is speed-independent or delay-insensitive, that is, the circuit behavior is independent of the delay of the constituent physical components.",
author = "Chia, {Wei Kuo} and Yau-Hwang Kuo",
year = "1990",
language = "English",
isbn = "0879425563",
pages = "528--531",
booktitle = "90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90",
publisher = "Publ by IEEE",

}

Chia, WK & Kuo, Y-H 1990, Synthesis of self-timed circuits without state assignment. in 90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90. Publ by IEEE, pp. 528-531, 1990 IEEE Region 10 Conference on Computer and Communication Systems - IEEE TENCON '90, Hong Kong, 90-09-24.

Synthesis of self-timed circuits without state assignment. / Chia, Wei Kuo; Kuo, Yau-Hwang.

90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90. Publ by IEEE, 1990. p. 528-531.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Synthesis of self-timed circuits without state assignment

AU - Chia, Wei Kuo

AU - Kuo, Yau-Hwang

PY - 1990

Y1 - 1990

N2 - Based on the work of T. A. Chu (1986) and T. H. Meng (1989), the authors develop a new deterministic synthesis algorithm that directly synthesizes a self-timed circuit from an STG by means of dynamic behavior analysis. An STG model is used to describe circuit behavior as discussed by Chu and Meng. The self-timed circuit is an asynchronous circuit scheme whose circuit behavior is speed-independent or delay-insensitive, that is, the circuit behavior is independent of the delay of the constituent physical components.

AB - Based on the work of T. A. Chu (1986) and T. H. Meng (1989), the authors develop a new deterministic synthesis algorithm that directly synthesizes a self-timed circuit from an STG by means of dynamic behavior analysis. An STG model is used to describe circuit behavior as discussed by Chu and Meng. The self-timed circuit is an asynchronous circuit scheme whose circuit behavior is speed-independent or delay-insensitive, that is, the circuit behavior is independent of the delay of the constituent physical components.

UR - http://www.scopus.com/inward/record.url?scp=0025568870&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025568870&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025568870

SN - 0879425563

SP - 528

EP - 531

BT - 90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90

PB - Publ by IEEE

ER -

Chia WK, Kuo Y-H. Synthesis of self-timed circuits without state assignment. In 90 IEEE Reg 10 Conf Comput Commun Syst IEEE TENCON 90. Publ by IEEE. 1990. p. 528-531