Synthesizable wide range DPWM with all-digital PLL for digitally-controlled switching converter

Chun Hung Yang, Mu Chin-Wei Mu, Chien-Hung Tsai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper proposes a synthesizable digital pulse-width modulator (DPWM) architecture, which combines conventional hybrid DPWM with all-digital phase-locked loop (ADPLL) schemes. The digitally controlled oscillator (DCO) of the ADPLL shares hardware with the delay line in the hybrid DPWM to reduce cost. The ADPLL allows the proposed DPWM to accurately calibrate its operating frequency (i.e., the switching frequency) to counteract the delay lines' process, voltage, and temperature (PVT) effects in a wide frequency range. An FPGA prototype DPWM and its associated digitally controlled buck converter system are implemented to verify the proposed architecture.

Original languageEnglish
Title of host publicationProceedings
Subtitle of host publicationIECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society
Pages1626-1630
Number of pages5
DOIs
Publication statusPublished - 2011 Dec 1
Event37th Annual Conference of the IEEE Industrial Electronics Society, IECON 2011 - Melbourne, VIC, Australia
Duration: 2011 Nov 72011 Nov 10

Publication series

NameIECON Proceedings (Industrial Electronics Conference)

Other

Other37th Annual Conference of the IEEE Industrial Electronics Society, IECON 2011
Country/TerritoryAustralia
CityMelbourne, VIC
Period11-11-0711-11-10

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Synthesizable wide range DPWM with all-digital PLL for digitally-controlled switching converter'. Together they form a unique fingerprint.

Cite this