Testable design of bit-level systolic block FIR filters

Cheng Wen Wu, Jen Chuan Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A design-for-testability approach for VLSI cellular arrays, based on our M-testability conditions, is applied to bit-level systolic block FTR filters. M- testability conditions guarantee 100% single-cell-fault testability with the minimum number of test patterns. We illustrate our approach on bit-level systolic arrays which implement block FTR filters, and show that a hardware overhead of no more than 5.6% is sufficient to make them M-testable. The resulting number of test patterns is only 32 for both the linear and 2-D filters, regardless of the filter order and block size.

Original languageEnglish
Title of host publication1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1129-1132
Number of pages4
ISBN (Electronic)0780305930
DOIs
Publication statusPublished - 1992 Jan 1
Event1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 - San Diego, United States
Duration: 1992 May 101992 May 13

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume3
ISSN (Print)0271-4310

Conference

Conference1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
CountryUnited States
CitySan Diego
Period92-05-1092-05-13

Fingerprint

FIR filters
Cellular arrays
Design for testability
Systolic arrays
Hardware

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Wu, C. W., & Wang, J. C. (1992). Testable design of bit-level systolic block FIR filters. In 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 (pp. 1129-1132). [230328] (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 3). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.1992.230328
Wu, Cheng Wen ; Wang, Jen Chuan. / Testable design of bit-level systolic block FIR filters. 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. pp. 1129-1132 (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{a0bed17075db4dc8b3c848fdc5a08baf,
title = "Testable design of bit-level systolic block FIR filters",
abstract = "A design-for-testability approach for VLSI cellular arrays, based on our M-testability conditions, is applied to bit-level systolic block FTR filters. M- testability conditions guarantee 100{\%} single-cell-fault testability with the minimum number of test patterns. We illustrate our approach on bit-level systolic arrays which implement block FTR filters, and show that a hardware overhead of no more than 5.6{\%} is sufficient to make them M-testable. The resulting number of test patterns is only 32 for both the linear and 2-D filters, regardless of the filter order and block size.",
author = "Wu, {Cheng Wen} and Wang, {Jen Chuan}",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/ISCAS.1992.230328",
language = "English",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1129--1132",
booktitle = "1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992",
address = "United States",

}

Wu, CW & Wang, JC 1992, Testable design of bit-level systolic block FIR filters. in 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992., 230328, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 3, Institute of Electrical and Electronics Engineers Inc., pp. 1129-1132, 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992, San Diego, United States, 92-05-10. https://doi.org/10.1109/ISCAS.1992.230328

Testable design of bit-level systolic block FIR filters. / Wu, Cheng Wen; Wang, Jen Chuan.

1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. p. 1129-1132 230328 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 3).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Testable design of bit-level systolic block FIR filters

AU - Wu, Cheng Wen

AU - Wang, Jen Chuan

PY - 1992/1/1

Y1 - 1992/1/1

N2 - A design-for-testability approach for VLSI cellular arrays, based on our M-testability conditions, is applied to bit-level systolic block FTR filters. M- testability conditions guarantee 100% single-cell-fault testability with the minimum number of test patterns. We illustrate our approach on bit-level systolic arrays which implement block FTR filters, and show that a hardware overhead of no more than 5.6% is sufficient to make them M-testable. The resulting number of test patterns is only 32 for both the linear and 2-D filters, regardless of the filter order and block size.

AB - A design-for-testability approach for VLSI cellular arrays, based on our M-testability conditions, is applied to bit-level systolic block FTR filters. M- testability conditions guarantee 100% single-cell-fault testability with the minimum number of test patterns. We illustrate our approach on bit-level systolic arrays which implement block FTR filters, and show that a hardware overhead of no more than 5.6% is sufficient to make them M-testable. The resulting number of test patterns is only 32 for both the linear and 2-D filters, regardless of the filter order and block size.

UR - http://www.scopus.com/inward/record.url?scp=33749761827&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33749761827&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.1992.230328

DO - 10.1109/ISCAS.1992.230328

M3 - Conference contribution

AN - SCOPUS:33749761827

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1129

EP - 1132

BT - 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Wu CW, Wang JC. Testable design of bit-level systolic block FIR filters. In 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc. 1992. p. 1129-1132. 230328. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.1992.230328