The cathode current efficiency of flip-chip solder bump plating

Kwang-Lung Lin, Yeh Hsiu Liu

Research output: Contribution to journalArticlepeer-review

4 Citations (Scopus)

Abstract

Flip chip solder bumps were produced on various bump pad dimensions by electroplating to investigate their current efficiency. The bump pad dimensions range from 60 × 60 μm to 250 × 250 μm. Bump heights are in the range of 80-150 μm. The bump height achieved is very uniform across a 4 in. wafer. The growth of bump height follows a parabolic trend with respect to plating time. Experimental results showed that the cathode current efficiency increases with increasing pad size. The cathode current efficiency also increases with respect to plating time and approaches a constant level after 30 min of deposition.

Original languageEnglish
JournalJournal of the Electrochemical Society
Volume150
Issue number8
DOIs
Publication statusPublished - 2003 Aug 1

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Renewable Energy, Sustainability and the Environment
  • Surfaces, Coatings and Films
  • Electrochemistry
  • Materials Chemistry

Fingerprint Dive into the research topics of 'The cathode current efficiency of flip-chip solder bump plating'. Together they form a unique fingerprint.

Cite this