The designs of a scalable optical packet switching architecture

Wang Rong Chang, Ho Ting Wu, Kai Wei Ke, Hui-Tang Lin

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

This paper proposes a new switching architecture to be used in all optical packet switching networks. The proposed switch is derived from an original 2 × ?2 two-stage multi-buffer switched delay line based optical switching node, known as an M-Quadro node. By incorporating bypass lines into the M-Quadro architecture and employing a novel switch control strategy, the optical packet switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially. Furthermore, we show that such architecture is scalable for a generic multiple stages optical packet switch with a larger number of input/output ports.

Original languageEnglish
Pages (from-to)469-479
Number of pages11
JournalJournal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an
Volume31
Issue number3
DOIs
Publication statusPublished - 2008 Jan 1

Fingerprint

Packet switching
Switches
Packet networks
Switching networks
Electric delay lines

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{5e6b329f549b4e149d319e8864d7e364,
title = "The designs of a scalable optical packet switching architecture",
abstract = "This paper proposes a new switching architecture to be used in all optical packet switching networks. The proposed switch is derived from an original 2 × ?2 two-stage multi-buffer switched delay line based optical switching node, known as an M-Quadro node. By incorporating bypass lines into the M-Quadro architecture and employing a novel switch control strategy, the optical packet switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially. Furthermore, we show that such architecture is scalable for a generic multiple stages optical packet switch with a larger number of input/output ports.",
author = "Chang, {Wang Rong} and Wu, {Ho Ting} and Ke, {Kai Wei} and Hui-Tang Lin",
year = "2008",
month = "1",
day = "1",
doi = "10.1080/02533839.2008.9671401",
language = "English",
volume = "31",
pages = "469--479",
journal = "Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers",
issn = "0253-3839",
publisher = "Chinese Institute of Engineers",
number = "3",

}

TY - JOUR

T1 - The designs of a scalable optical packet switching architecture

AU - Chang, Wang Rong

AU - Wu, Ho Ting

AU - Ke, Kai Wei

AU - Lin, Hui-Tang

PY - 2008/1/1

Y1 - 2008/1/1

N2 - This paper proposes a new switching architecture to be used in all optical packet switching networks. The proposed switch is derived from an original 2 × ?2 two-stage multi-buffer switched delay line based optical switching node, known as an M-Quadro node. By incorporating bypass lines into the M-Quadro architecture and employing a novel switch control strategy, the optical packet switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially. Furthermore, we show that such architecture is scalable for a generic multiple stages optical packet switch with a larger number of input/output ports.

AB - This paper proposes a new switching architecture to be used in all optical packet switching networks. The proposed switch is derived from an original 2 × ?2 two-stage multi-buffer switched delay line based optical switching node, known as an M-Quadro node. By incorporating bypass lines into the M-Quadro architecture and employing a novel switch control strategy, the optical packet switching node can effectively resolve packet contentions, thus reducing the packet deflection probability substantially. Furthermore, we show that such architecture is scalable for a generic multiple stages optical packet switch with a larger number of input/output ports.

UR - http://www.scopus.com/inward/record.url?scp=44949114135&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=44949114135&partnerID=8YFLogxK

U2 - 10.1080/02533839.2008.9671401

DO - 10.1080/02533839.2008.9671401

M3 - Article

VL - 31

SP - 469

EP - 479

JO - Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers

JF - Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers

SN - 0253-3839

IS - 3

ER -