The integration solution of copper barrier deposition for nanometer interconnect process

Kei Wei Chen, Ying Lang Wang, Jung Chih Tsao, Kuang-Yao Lo

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

As the dimensions of devices are shrunk quickly, the requirements of metallization become more critical. For VIA barrier and seeding layer filling and deposition, the process was mostly applied with the copper physical vapor deposition methodology in the back-end of line flow of the interconnection metallization. The criteria for barrier and seeding layer deposition are the metal continuity inside the VIA feature and grain size and orientation control for film diffusion barrier and qualities. Besides, while the interconnection size shrunk to nano-scale, the barrier thickness would be very thinner to maintain the VIA resistance; however, it would face the film conformity and continuity consistence within the wafer and different features. The integration solution would be developed and studied with the re-sputter process step adding into the convectional physical vapor deposition process. The resputter process step could not only improve the film conformity and continuity in the VIA's sidewall; but also reduce the resistance of VIA feature over 20%. The improvement of the resputter method adding into the deposition process would be contributed to the standard barrier deposition in the nano-scale feature of the interconnect. Besides, we also discussed the effect of the film properties after the resputter process introduced into the barrier deposition.

Original languageEnglish
Pages (from-to)2500-2504
Number of pages5
JournalJournal of Nanoscience and Nanotechnology
Volume8
Issue number5
DOIs
Publication statusPublished - 2008 May 1

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Bioengineering
  • Chemistry(all)
  • Biomedical Engineering
  • Materials Science(all)
  • Condensed Matter Physics

Cite this