TY - GEN
T1 - The study of sensitive circuit and layout for CDM improvement
AU - Lee, Jian Hsing
AU - Shih, J. R.
AU - Guo, Shawn
AU - Yang, Dao Hong
AU - Chen, Jone F.
AU - Su, David
AU - Wu, Kenneth
PY - 2009/11/16
Y1 - 2009/11/16
N2 - The influence of the internal circuit layout on the chip CDM performance is reported in this paper. It is found that the well pick-up has great impact on the chip CDM performance. The well pick-up can sink the CDM current into the P-Well and induce the non-uniform current to stress the device. This paper also verifies that the bus-line capacitors are more important than the package capacitor for chip CDM since the well pick-up only can affect the current coming from bus line capacitors, but cannot affect the current coming from the package capacitor. Moreover, putting the circuit and ESD protection device in the deep-NWell to isolate the circuit from the P-substrate and using the long contact-to-contact space for ESD protection device also can get the better CDM performance.
AB - The influence of the internal circuit layout on the chip CDM performance is reported in this paper. It is found that the well pick-up has great impact on the chip CDM performance. The well pick-up can sink the CDM current into the P-Well and induce the non-uniform current to stress the device. This paper also verifies that the bus-line capacitors are more important than the package capacitor for chip CDM since the well pick-up only can affect the current coming from bus line capacitors, but cannot affect the current coming from the package capacitor. Moreover, putting the circuit and ESD protection device in the deep-NWell to isolate the circuit from the P-substrate and using the long contact-to-contact space for ESD protection device also can get the better CDM performance.
UR - http://www.scopus.com/inward/record.url?scp=71049172579&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=71049172579&partnerID=8YFLogxK
U2 - 10.1109/IPFA.2009.5232664
DO - 10.1109/IPFA.2009.5232664
M3 - Conference contribution
AN - SCOPUS:71049172579
SN - 9781424439102
T3 - Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
SP - 228
EP - 232
BT - Proceedings of the 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2009
T2 - 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA 2009
Y2 - 6 July 2009 through 10 July 2009
ER -