Token scan cell for low power testing

T. C. Huang, K. J. Lee

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

A multiphase clocking technique is presented for reducing the test power for scan-based circuits. A novel scan cell design called the token scan cell is developed, which combines a phase-generating flip-flop and a data flip-flop to overcome the inter-phase skew and clock routing problems. Experimental results show that on average ∼87% of the data transition count during scanning is reduced. For many circuits with long chains, a reduction of >98% can even be achieved.

Original languageEnglish
Pages (from-to)678-679
Number of pages2
JournalElectronics Letters
Volume37
Issue number11
DOIs
Publication statusPublished - 2001 May 24

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Token scan cell for low power testing'. Together they form a unique fingerprint.

  • Cite this